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RECOMMENDATIONS FOR THE NEXT GENERATION
-- RANGE SAFETY SYSTEM (RSS)
INTEGRATED RECEIVER/DECODER (IRD)
1.0 INTRODUCTION
The Integrated Receiver/Decoder currently used
on the Space Shuttle was designed in the 1980
and prior time frame. Over the past 12 years,
several parts have become obsolete or difficult to
obtain. As directed by Marshall Space Flight
Center, a primary objective of this study is to
investigate updating the IRD design using latest
technology components. Also, the study is to
consider further integration of the various range
safety subsystems.
To take advantage of experience with the current
design, this report includes (in Sections 2.0 and
3.0) an analysis of failures and a review of dis-
crepancy reports, material review board actions,
scrap, etc.
As a result of the study, a recommended new
design designated as the Advanced
Receiver/Decoder (ARD) is presented in Section
4.0. This design uses latest technology compo-
nents to simplify circuits, improve performance,
reduce size and cost, and improve reliability. A
Self-Test command is recommended that can
improve and simplify operational procedures. In
Section 5.0, the new design is contrasted with the
old.
Possible simplification of the total Range Safety
System is discussed in Section 6.0. Included axe
some operational aspects as well as integrating
various system functions and the IRD into a
single housing. With this approach, a total
system weight savings of 76 pounds is
anticipated. This version of the Re-
ceiver/Decoder is designated the Enhanced
Receiver/Decoder (ERD).
In Section 7.0, a single-step crypto technique is
presented that can improve and simplify opera-
tional procedures.
Ordinance systems are discussed in Section 8.0,
elimination of outstanding system waivers is dis-
cussed in Section 9.0, and conclusions are
presented in section 10.0.
2.0 ANALYSIS OF FAILURES AND
TRENDS
A review of failure related documentation for the
history of the IRD has been conducted and is dis-
cussed in subsequent paragraphs. The
documentation includes the following:
The above items have been reviewed from past
IRD programs which are summarized in Table 1.
Test Discrepancy Reports (TDRs)
Material Review Board Reports (MRB)
Material Review Reports (MRR)
Scrap and In-Process Failure information.
2.1 Test Discrepancy Reports Review
All of the IRD test discrepancy reports (TDR's)
were examined and those that were Test Set or
operator related put aside. Those remaining,
which were actual IRD failures, are listed in
Table 2. A total of only 20 failures from Feb.
1982 through Oct. 1991 have occurred during
acceptance testing as shown in the table. No
trend has been identified, although 6 failures were
related to various alignment problems.
Elimination of some or all of the variable compo-
nents will prevent failures of this type.
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Program No.
4144
4112
4426
4513
4433
4534
4538
Table 1. IRD Programs Reviewed
Date
9
08/24/83
10/15/85
01/19/89
09/27/84
01/23/90
05/20/88
P.O. No.
9
12487
12499
14363
43055
43107
Effort
Design & build units
Build 18 units
Build 10 units
Recertifi 55 units
Recertif_ 20 units
Build 62 units
Table 2.
Test
Env. TDR No. Date
4144-33 03/22/82
4144-34 03/30/82
4144-48 09/22/82
4144-51 05/18/82
Room 4144-53 10/15/82
Cold 4144-54 12/10/82
Hot 4144-55 12/23/82
Room 4144-58 07/21/83
Vib 4144-61 12/08/83
Cold 4433-01 12/27/84
Cold 4433-02 10/23/85
Cold 4,0,33-04 06/13/86
Hot/Cold 4520-01 01/19/89
Hot 4520-02 10/23/89
Cold 4516-14 11/30/89
Vib 4516-17 01/04/90
Trend 4516-18 01/23/90
Vib 451 6-20 02/28/90
Hot 4513-01 05/23/90
Hot 4538-04 07/19/91
Summary of IRD Acceptance Test Failures
IRE) ATP .
S/N Para. Cause/Corrective Action
3 Adjust C4.
2
12
6 Defective Clock Osc.
16 4.9.1 Poor ground at C9 on Decoder Interface.
19 4.9.1.4 Defective feed-thru Capacitor C2.
18 4.9.1.6 Defective feexi-thru Capacitor C2.
50 4.9.1.2 Incorrectly aligned discriminator.
13 4.9.2 Broken transformer lead.
18 4.9.1.4 Refurbishment/reali_nrnent.
77 4.9.1.4 Space replacement Decoder interface.
50 4.9.1.4 Replace C4.
72 4.9.1 Reselect A3 R14 Receiver Assembly.
26 4.9.1.6 Reali_ment of Receiver.
12 4.9.1.4 Reaii_,'nent of Receiver.
36 4.9.2.4.8 Broken wire crystal filter.
18 Trend Power Supply diodes CR12/CR13.
Analysis
18 4.9.2
88 4.9.1.3
120 4.9.1.3
Faulty Found connection at C5 in preselector.
J3 wire shorted to case.
Retainer bars left out.
Capacitor on Command Output (<4).
R15 Decoder Interface reselected.
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2.2 Material Review Board (MRB)
Review
All available Material Review Board (MRB)
records were examined for trends, causes and
corrective action. Available records reviewed
were for programs 4412, 4426, and 4538. For
programs 4412 and 4426, all nonconformances
were disposidoned through the Material Review
Board. For program 4538, standard repair
authority was granted which allowed exposed
weaves and measles to be dispositioned
internally, without government/USBI signature.
4538 standard repair data is contained in section
2.3 of this report.
Figure 1 is a summary of all the MRBs for these
projects. 81% are attributed to Lifted Pads,
Exposed weaves, and Measles.
2.2.1 Lifted Pads
Lifted Pad problems are mostly attributed to the
Command Output, Power Supply, and Converter
Printed Wiring Assemblies (PWAs) (P/Ns
635147, 635144, and 635168 respectively).
Causes include:
• Board material design (Epoxy Glass).
• Dense population of parts.
• "V" swaged terminal design.
Excessive connector rework, on the 635147
PWAs, due to the connector configuration
changes and potting.
Q1 and Q2 Transistors being mounted too
high on the 635168 PWA causing excessive
rework.
• Operators applying excessive heat, pressure
and/or dwell time during soldering.
Although the operators axe cautioned for causing
lifted pads, investigation has revealed that the
design attributes to most of the occurrences.
Choice of board materials will greatly reduce, if
not totally eliminate, lifted pads. Materials such
as Polyimide, versus the existing Epoxy Glass,
3
have been procured and are presently being fabri-
cated and tested. Polyimide can handle initial
soldering and rework much better than epoxy
glass. Design Engineering is also looking into
less population of components on the PWAs by
using more chip versus leaded parts. Terminals,
if used at all, will be role swage configuration
connected to adjacent through-hole circuit paths
versus the present "V" swage type installed on
solder pads. The "V" swaged terminals stress the
solder pads and, when soldered, create lifts.
Alternate flex print to PC board connection tech-
niques are being considered by Engineering.
2.2.2 Exposed Weave and Measles
Most of the exposed weave and measle problems
are caused by the same reasons previously men-
tioned under lifted pads. Data evaluation shows
these discrepancies random throughout all
assemblies. Two step soldering also attributes to
these problems where double-ended terminals are
high temp. soldered (sn40/sn96) and then wires
are attached with low temp. solder (sn62/sn63).
The corrective actions to reduce/eliminate these
problems are also the same as mentioned under
lifted pads. Use of polyimide board materials will
greatly reduce lifted pads, exposed weaves and
measles. Polyimide in combination with elimi-
nating terminals on solder pads, Z wires, and
decreasing the number of components will reduce
MRB type nonconformances by approximately
81%. For the most recent program, 4538, MRBs
related to these defects total 58 out of 67, 86.5%.
The above corrections in the new design will not
only reduce MRBs significantly, but they will
also reduce rework and increase the reliability of
our product.
2.3 Material Review Report (MRR)
Examination
The only available MRR data reviewed was on
program 4538. As mentioned in para. 2.2, MRR
(standard repair) data for earlier programs are a
part of the MRB data. Figure 2 summarizes the
MRRs processed on 4538 totalling 233. 180 or
77.25% were processed for measles, and 53 or
22.75% were for exposed weave.
_ ClNI_INNA'r I iIIklICTIIIONICII
Next Generation IRD Study
ul
m
_r
u,.
0
¢¢
uJ
m
Z
70
65
60
50
40
30
20
10
0
Ufted Pads
PROGRAMS 4412, 4426, & 4536 MRB DISTRIBUTION
Lifted Pads, Exposed Weave and Measles
account for 81% of all MRBs reviewed
34
2O
11
4
Exp. Weave Measles Vendor Def. OlDer. Error Eng. Change Mts Insp.
TYPES OF MRB Damage
Figure 1. MRB Summary
4538 MRR DISTRIBUTION
EXPOSED
WEAVE
53
Measles account for
77% of the MRRs reviewed
MEASLES
180
Figure 2. Project 4538 MRR Summary
Next Generation IRD Study
Exposed weaves are random throughout all of the
PWAs. Measles, however, occur more on PWAs
which have numerous terminals and "Z" wires.
Most of the measling is related to two PWAs, the
Decoder assembly (PfN-- 635174) and the I/O
assembly (P/N 635150). The decoder has double
ended terminals spaced close to one another
swaged to epoxy glass boards. The swaging
weakens the PWB at the installation hole. When
soldered, measles (minor surface delaminations)
extend between the terminals. On the I/O assem-
bly there are "Z" wires installed close to circuit
traces which are soldered to both sides of the
board. The "Z" wires were oxidizing before
installation creating excessive soldering tempera-
tures and dwell times along with rework. Due to
higher temperatures and longer dwell times,
measles occurred. In noticing this problem new
"Z" wires were procured which decreased the
measling some, but did not totally eliminate the
problem.
Although most of the measles have occurred on
the above assemblies, measles along with
exposed weaves are random on all other assem-
blies also. The general causes are the same as
mentioned in the MRB Section, 2.2.2. The
corrective actions from a design standpoint are
also the same. Although the measles and exposed
weaves are repaired by applying epoxy over the
areas, this process is costly and can be easily
reduced if not eliminated. Again, our plans to use
polyimide board materials on future designs will
contribute highly in eliminating these kinds of
repairs.
2.4 Scrap and In-Process Test Failure
Review
For this section, multiple data bases and record
files were reviewed to identify any scrap and/or
in-process/confidence test failure trends. Data
reviewed and analyzed were for programs 4144,
4412, 4426, 4433, 4513, 4534, and 4538.
2.4.1 Program 414414412
The data for these programs show no trends or
concerns in scrap or m-process testing.
2.4.2 Program 4426
The data for this program shows various ITS-M
(M38510) ICs rejected for body and seal cracks.
Part numbers include; ITS-M-11563, 64, 66, 67,
68, 69, 72, and ITS-M-11946, 50, 52, 54-56,
58-62, 64 and 65.
Failure analyses were performed at CE and USBI
(Ref CE FR # 736-23086). The cause was
determined to be improper handling. These ICs
were being solder dip finned and then immediately
dipped into alcohol. Operators were not allowing
the ICs to cool down before cleaning. Thermal
stress created cracks in the IC bodies and glass
seals. After analyzing the severity of the cracks a
decision to scrap the parts was made. Preventive
action included educating the operators,
procedural changes, and instituting visual
inspection points after tinning for damage. No
further trends of this type have occurred.
The only other trend on this program is in relation
to delamination of flex prints, P/Ns 393005-1,2,
and 3. This problem is due to general rework.
When rework is performed which requires
removal of the flex prints, the flex prints are
normally replaced. The flex prints presently on
this program cannot handle multiple reworks.
Engineering is looking into alternate interconnect
methods and/or more durable flex prints for future
designs.
2.4.3 Program 4433/4534 (Salt Water
Refurbishment)
The data analyzed for these programs reveal the
same trends. The scrap data base shows trends in
removal/replacement of washers, screws, connec-
tors, gaskets and flex prints. This result is
expected since these parts are automatically
replaced per the salt water refurbishment require-
ments. The only engineering improvements in
this area were to change from cadmium plated
washers to stainless steal washers. This change
would be carried over to the new design if
washers are used. There are no in-process test or
other further trends.
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2.4.4 Program 4513
The data for this program shows a few trends.
During the May and June time frame of 1989,
several microcircuits, P/N ITS-M-12612, were
failing during in-process testing on the Wait State
boards, assembly no. 392306, for excess propa-
gation delay and fall times. The part propagation
times were within the military specification limit
for the part but were too slow for worst case
circuit conditions. Previously parts purchased
from a different manufacturer had acceptable
delays. The corrective action was to replace this
part with a faster mechanically equivalent device.
Another trend noticed was on all RCR type
resistors for carbon separation. During tinning
and in-process rework, the carbon in the resistors
was pulling away from the lead end seals caused
by thermal stress. Corrective action was
implementation of tinning tool gages to assure no
solder wicking up into the resistor end seals.
Although this decreased the problem, it did not
totally eliminate it. This problem has also showed
up throughout the 4538 production build. The
real fix will be instituted in the new design by
utilizing chip parts in lieu of these old style
resistors.
The next trend evaluated is inherent in the design
and will probably remain in future designs.
Several RCR type resistors were scrapped due to
the re-selection process during tuning. This trend
is normal but will decrease as variable
components are deleted from the new design.
Another trend noticed was on RTH42ES type
resistors for illegible marking. Several of these
type resistors were scrapped due to marking
coming off during assembly. These resistors are
glass packaged components. During handling
and normal in-process cleaning they have a
tendency to lose their marking. Corrective action
was to coat these parts with a protective epoxy to
preserve the marking. This corrective action has
decreased these occurrences but not totally
eliminated them. Use of these parts will
occasionally show scrap trends due to their glass
construction.
The final trend noticed on this program was on
foil shields, P/N 392337 and 392339, which are
attached to the power supply for tuning purposes.
Several of these shields were scrapped due to
retuning or not placed/positioned properly. These
foil shields have a sticky back tape and when
installed wrong, or removed for tuning, are
automatically scrapped. The future design will
utilize proper ground planes to eliminate the use
of this material.
No further trends in scrap and/or in-
process/confidence testing were found.
2.4.5 Program 4538
The f'ust trend noticed on this project was the high
scrap rates of washers, P/N MS27183-5. These
washers were scrapped for the same reasons
explained under the salt water programs 4433 and
4534. These washers were changed to stainless
steel per change notice A3481.
Another trend noticed is also the same as
previously mentioned under the 4513 project on
the RCR type resistors with carbon separation.
The causes and corrective actions are the same.
Eliminating this type of part from the design is the
only sure fix. One thing noticed, however, is the
tuning process must have been significantly
enhanced from 4513 to 4538. Not nearly as
many RCR type resistors or foil shields were
replaced due to tuning and alignment problems.
Several problems were uncovered in relation to
the board edge connectors, P/N 392349 (various
dash numbers). An excessive amount of these
parts were replaced due to the potting meniscus
coming too far down obscuring solder fillets.
Then several were scrapped in trying to pick this
potting out for assembly build. Many corrections
were implemented from design changes to special
inspection instructions, but the only true fix is to
design or procure different style connectors.
These connectors have been eliminated in the
recommended design.
Another trend noticed was the same as on 4426 in
relation to flex print replacements. These two
programs built the most quantities of units and
this trend is expected for the same reasons as
mentioned under 4426.
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Another major trend noticed is in relation to the
amount of Field Effect Transistors (FETs, P/N
635080) replaced/scrapped during in-process
tuning and alignment. Most of these parts were
replaced due to their gairr being too low. Many
attempts to screen/test these parts at incoming
inspection prior to use have been implemented,
but the end result is simply having to screen these
parts for unit performance during the tuning pro-
cess. It should be noted that these parts meet their
individual part specification but go through a
complex screening effort to meet the unit perfor-
mance specifications. The only true fix is to
eliminate these parts which has been done on the
new design.
The final trend noticed is in the scrapping of
several Transistors, P/N 635116, of the same date
code 8728. These parts were scrapped as
undesirable date code due to high emitter/base
capacitance that causes inefficient switching.
Investigation reveals that these parts met their
specifications but were damaged during screen-
ing. The immediate corrective action was to re-
purchase these parts. The preventive action is
being addressed in the new design by eliminating
this part.
No further trends in scrap and/or in-pro-
cess/confidence testing were found.
2.5 Force Field Analysis Brainstorming
Session
This section of the report has been added to sum-
marize all the good and undesirable points of the
existing IRD design. In the last month of the
4538 program, we assembled some of the key
operators, test technicians, and inspectors which
were directly involved in the build, testing, and
inspection of these units. We utilized a Total
Quality Management technique called Force Field
Analysis to brainstorm the good and undesirable
points of the design. Figure 3 shows the results
of this analysis. The force field represents the top
8 undesirable points of the design, pushing down
against the equilibrium point, along with the top 8
good points of the design, pushing up against the
equilibrium point, (the equilibrium point repre-
sents the best design possible). Although these
16 points were prioritized, all the data is being
evaluated for design improvements.
GOOD DESIGN
1. Automatic Test Equipment.
2. Open Case Troubleshooting (ease to get to
test points).
3. Use of Double-sided PWBs Vs. Multilayer.
4. Stud Connections Vs. Clinched, Stitch
wires Vs. Z wires.
5. Concept of Flex-print design.
6. Wide range of Tunability.
7. All boards easy to inspect, except Power
: Supply.
8. Plated through holes.
9. Chassis Design, Good Fit and Size.
.
.
.
UNDESIRABLE DESIGN
Not enough real estate, too many parts,
need more use of surface mount parts vs.
leaded parts.
Soldering to the chassis vs. terminals or
PWBs, poor plating on the chassis.
NASA Solder spec., too vague, open to
multiple interpretations.
4. Undesirable components:
I Matched sets
• Ball Brazed Diodes (Unitrode), height
problems
• Part marking Durability, Permanency
• Capton Insulators
• Carbon Resistors
• Field Effect Transistors (FETs)
• Feed-thru Filters, end seals melt and
crack
• Rubber Bumpers on Decoder Interface
• Hybrid Clock (CPU Assy), hard to
mount/replace
• Feed-thru terminals, swage type
• Filter Brackets, FL1 and FL2
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5. Undesirable wiring:
.
7.
.
.
10.
11.
12.
13.
14.
15.
16.
17.
• Point-to-point wiring
• Use of solid wire (Filter Wires)
• Having to perform pinch wire testing
• Use of rigid/brittle wire types
• Use of same colored wires for multiple
conn.
Too many subassemblies
Use of Glass Epoxy PWBs Vs. Polyimide.
Use of Polyimide will reduce measling
exposed weaves and lifted pads.
Undesirable Potting/Conformal Coating
(CC):
• Potting of Digital Modules
• Potting in the Edge Board Connectors
• RTVing the Decoder Assy solder con-
nections
• Long Cure Times
• Use of Urethane CC Vs. solvent soluble
CC
Flex-Prints not durable enough.
No processor emulation capabilities.
Build of blind assemblies.
External paint, requires touch-up and added
labor.
Step soldering, use of high temperature
solder (SN 40).
TP Height requirements.
Hole in IF board is too small.
Not enough step level drawings (SMC Vs.
Leaded).
Need more isolation of thermal, ground,
and/or power planes from Plated Through
Holes (PTH), reduction in the number
and/or size of spokes.
3.0 STATE-OF-THE-ART COMPONENT
ANALYSIS
The IRD was designed approximately 12 years
ago. Since that time, some of the electrical com-
ponents used have become obsolete and are no
longer available. Others are still available but do
not have the advantages offered by newer state-
of-the-art devices. The electrical components
used in the IRD have been reviewed and those
that should be replaced identified and discused in
the subsequent paragraphs.
3.1 RF/IF Circuits
A review of the Receiver circuits shows that the
use of improved state-of-the-art devices can pro-
vide design simplicity, improved performance,
and size reduction. The new components being
considered are briefly discussed below.
3.1.1 Surface Acoustic Wave (SAW)
Filters
SAW Filters can be used to replace the present
cavity tuned circuits used in the receiver RF
section. The excellent out-of-band rejection of
these devices provides superior frequency selec-
tivity in the RF signal path and will prevent
undesired signals from reaching the mixer.
Figure 4 shows plots of the SAW filter response.
The three dB bandwidth is 800 kHz compared to
3 MHz for the current cavity tuned elements.
The major advantage provided by the use of SAW
filters is the reduction of RF tuning. The tuning
elements are inside the package and require no
adjustment after sealing. The manufacturer speci-
fies the VSWR to be less than 2.0:1 as shown in
Figure 4. Trimming to less than 1.5:1 at the
antenna can be accomplished by a shunt capacitor
and series inductor at the SAW input. Trimming
is discussed further in paragraph 4.1.1.
The SAW f'dter uses resonator technology which
results in a low loss design. Figure 4 indicates
less than 2.5 dB measured loss. The device
specification requires less than 4.5 dB insertion
loss.
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3.1.2 Monolithic Microwave Integrated
Circuit (MMIC)
CE recommends the use_of a MMIC for the RF
amplifier. The MMIC amplifier, a MSA0670
from Avantek, replaces two gain stages. The total
number of parts in the RF circuit, including the
SAW filters and lightning protection, is the same.
This device provides over 18 dB gain at 416.5
MHz and has a noise figure less than 3 dB. The
MMIC is a broadband device with input and out-
put impedances close to 50 ohms. No tuning is
required.
3.1.3 SA604A FM Demodulator Inte-
grated Circuit
The Signetics SA604 is recommended as a
replacement for the presently used CA3089
device. Recent CE designs use the Signetics part.
Both parts will work well in the IRD application.
The only significant difference between these two
parts is power consumption. The CA3089 uses
about 25 mA for biasing. The SA604 uses
2.7 mA maximum. Both will use the 10 volt line
for power. Therefore using the SA604 reduces
power consumption by about 0.22 watts.
3.1.4 Active Anti-Alias Filter
The IRD presently uses an LC filter for alias fre-
quency rejection. This filter must be carefully
tuned and requires matched component sets for
best results. Eight parts are necessary to build the
filter.
An active filter with superior response character-
istics has been developed to replace the passive
filter. Figure 5 is a plot of its frequency response
and Figure 6 is a schematic. The filter requires no
tuning and uses 0.1% resistors and 1% capacitors
assuring fiat passband response and low tempera-
ture and component drift. Passband ripple is 0.5
dB maximum. The pilot tone response is 2 dB
below the response at 10.5 kHz, worst case.
This response is in contrast with the LC filter pilot
tone requirement of up to 5 dB below the
response at 10.5 kHz.
The filter is comprised of thirty five parts. All,
except for the operational amplifier, are surface
mount parts. Although more parts are used, this
approach provides the following advantages:
Significant reduction of construction time
due to the use of surface mount compo-
nents.
The need for alignment is eliminated
because the characteristic is controlled by
the tolerance and variation of the component
resistors and capacitors. Resulting changes
are sufficiently small that the characteristic
remains within the required limits.
0- The need for matched components is elimi-
nated.
Failure rate is improved due to the elimi-
nation of inductors even though the parts
count is higher.
3.2 Decoder Circuits
3.2.1 Obsolete Components
Identified in this section are the IRD components
that axe now obsolete and no longer available.
These devices must be replaced in the new
design.
3.2.1.1 PIN 394820, SBP9989 Microprocessor
This device is the microprocessor on which the
IRD design is based. The original design used its
predecessor, the SBP9900 that became obsolete
during the first 5 years of usage. The design was
then modified to use the SBP9989 which was
nearly equivalent. The SBP9989 is now no
longer available. This family of processors was
one of the first if not the first 16-bit micropro-
cessor available capable of providing the digital
signal processing requixed for the IRD design.
Two possible devices were considered as
replacements for the SBP9989 microprocessor.
The first is the TMS320C25. This device is a
11
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microprocessor designed specifically for digital
signal processing. It uses the Harvard
Architecture (separate Program and Data Busses)
which permits rapid instruction execution. Most
instructions can be executed in two machine
cycles.
The second device considered was the
87C 196KC microcontroUer manufactured by Intel
Inc. This device has an architecture similar to the
SBP9989 and has instruction execution times
faster than the SBP9989 but slower than the
TMS320C25. The advantage of the 87C196KC
is the large number of on chip peripherals pro-
vided. Use of this device would greatly reduce
the space required for implementing the present
IRD functions providing room in the IRD package
for additional functions. This controller is
presently being used in the design of a Micro
Secure Range Safety Decoder being developed for
an IRAD project at Cincinnati Electronics.
3.2.1.2 P/N 635066, ER2051 EAROM
This device, once manufactured by General
Instruments (now Microchip), is an Electrically
Alterable Read Only Memory (EAROM) used for
volatile storage of commands. The ER2051 was
selected to replace an equivalent device, the
NC7051, manufactured by Nitron that became
obsolete earlier in the Shuttle program. The
devices have the following disadvantages:
• The need for two power supply voltages
• Extremely long access times (10.8 Its for
read and 177 ms for write).
These devices can be replaced by Electrically
Erasable Programmable Read Only Memories
(EEPROM) that operate on a single supply volt-
age (+5 Vdc) and have access times in the 90 to
100 nanosecond range. The proposed replace-
ment is the Atmel AT28HC256 (SMD #5962-
863403) device. This is a (32K x 8) EEPROM
device available in the following packages: 28 pin
Ceramic DIP, 28 pin PGA, and 32 pin LCC. The
(32K x 8) configuration is actually larger than the
size required by the IRD. A device with a smaller
configuration (8K x 8) is available but comes in
the same package sizes. Selection of the larger
14
configuration is practical because generally the
smaller configuration devices are the first to be
discontinued.
3.2.1.3 P/N ITS-C-11965, 9lL24 RAM
This device, which is no longer available is a
(1024 x 4) configuration Random Access
Memory (RAM) used for working memory and
data storage for the IRD. These were the only
suitable M38510 memory devices available at the
time of the IRD design. State-of-the-art devices
presently available offer advantages over the
presently used devices that include:
• CMOS technology with lower power con-
:sumption
• More desirable configurations with 8 and 16
bit widths and higher memory density.
The RAM device being considered is the
IDT71256 (SMD# 5962-88552 pending). This is
a (32K x 8) CMOS RAM manufactured by
Integrated Device Technology (IDT). This con-
figuration is larger than that required by the IRD
but is the physically smallest military part avail-
able.
3.2.2 Components to be Replaced by
State-of.the-Art Components
The present IRD decoder contains some compo-
nents that are not obsolete in terms of availability
but should be replaced because improved state-of-
the-art devices can be used to improve perfor-
mance, reliability, reduce s_ze, power
consumption, and cost. These devices are dis-
cussed below.
3.2.2.1 P/N 635065, TDCIO14 BTA A/D
Converter
This device is a 6-bit Flash A/D Converter used
for sampling the receiver audio. The device dis-
advantages are: the need for two supply voltages
and relatively high power consumption (1680
mW max) which is reduced by pulsing supply
voltage to it. This approach reduces the power
GINCINNATI jll.J[r'TI;IONICI
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consumption but adds complexity to the IRD cir-
cuitry.
A possible replacement for this device is the
AD7825 8-bit Half Flash Converter. It has the
following advantages over its predecessor:
• A built-in 4 input multiplexer
• Operation with a single +5 Vdc supply
• Relative low power consumption (80 mW
typical)
This converter is recommended if the micro-
processor selected does not contain an on-chip
converter.
3.2.2.2 Series 4000 CMOS and Series 54LS
Logic
Peripheral circuits in the IRD design were imple-
mented with devices from two families of logic
devices. In areas where speed was not critical the
series 4000 CMOS devices were used to keep the
decoder power dissipation low. Most of these
devices are presendy available but can be replaced
with better devices. The same is true for the
54LS series TTL devices that were used where
faster logic speeds were required.
Logic devices of the 4000 and 54LS series can
now be replaced with Field Programmable Logic
Devices. In recent decoder designs (the CRD-117
and CRD-118) CE has used Electrically
Programmable Logic Devices (EPLD) for periph-
eral logic. These devices permit user
configuration of Large Scale Integration (LSI)
logic elements. Present devices are fabricated
with CMOS technology and provide speeds
equivalent to that of Low Power Shottky (LS)
devices.
3.3 Power Supply Circuits
Power supplies continue to shrink as time goes
on. Since the design of the IRD, integrated
circuits made specifically for power supplies have
been developed. New magnetics and new shapes
allow increased power output per cubic inch.
Power supply companies now make modules of
small size that can be used in receivers such as the
ARD. This section will explore new designs
developed during some of CE's programs and
will also investigate the use of supplies produced
by other vendors.
The power supply in the IRD is a discrete design
which uses over 150 parts. Some special circuits
uniquely designed for the requirements of the pre-
sent IRD are no longer needed. The supply now
has nine separate output voltages, a voltage regu-
lator, and a DC to DC converter. The supply
envisioned for the ARD has a single DC to DC
converter and six output voltages. Figure 7 is a
schematic diagram of the supply. This supply
features a pulse width modulator IC operating at a
fixed frequency. The fixed frequency provides
improved control over spurious responses. A
snap circuit is included for undervoltage turn off
and an input filter to assure compliance with MIL-
STD-461, CE01 and CE03. The supply also has
reverse voltage protection provided by diode D 1.
Table 3 compares the present and recommended
design power supplies. Supply size is signifi-
candy reduced in the recommended design. The
number of parts required is reduced to about 55.
Board area decreases from 39 square inches to
5.9 square inches. The number of select compo-
nents is reduced from fourteen to two.
Table 3. Present Power Supply Vs.
Recommended Design
Parameter
Size
Power
Consumption
No. of Parts
Present Design
39 st]. inches
15 watts max.
Recommended
Design
5.9 s(t. inches
4 watts max.
152 55
No. of Selects 14 2
15
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CE has requested quotations from various
vendors for a power supply that meets the power
requirements of the ARD. The following voltages
which are standard vendor supply voltages were
requested: "
• +28 volts at 175 mA, isolated from other
supplies
• +5 volts at 310 mA
• +12 volts at 10 mA
• -12 volts at 10 mA
• +12 volts at 75 mA, isolated from other
supplies
Compliance with MIL-STD-461, CE01 and CE03
was a requirement for the quoted supplies.
Vendors were permitted to quote standard mod-
ules or a single custom module. When using
standard modules, the minimum board area
required is approximately 9.1 square inches.
A discrete version, designed by CE requires less
than 5.9 square inches. Therefore, from a size
viewpoint, the discrete version is the best choice.
This choice also provides the advantage of more
control over the operation and design of the
supply.
4.0 RECOMMENDED NEW DESIGN
APPROACH
The recommended IRD is designated the
Advanced Receiver/Decoder (ARD). The associ-
ated design provides an updated unit with the
same technical characteristics as the current IRD
but with added operating capabilities. Only com-
mand receiving/decoding and decoder related
functions are discussed in subordinate sections of
this paragraph. The implementation of Distributor
functions is provided in the Enhanced Receiver
Decoder (ERD) which is discussed in paragraph
6.0.
4.1 Receiver Circuits
The present IRD RF portion utilizes four assem-
blies to achieve RF/analog signal processing. The
associated interconnection requires 22 wires. CE
recommends placing all RF/analog functions on
one circuit card with a resulting improvement in
reliability and producibility.
A design similar to that used in current CE
receivers is recommended. Essentially all RF
circuitry will be new. Figures 8 and 9 show the
present and recommended designs respectively.
SAW filters replace the present LC filters. A
MMIC is used for the RF amplifier to provide
design simplicity. The mixer is now double
balanced. CE recommends a new IF frequency of
21.4 MHz. This frequency, used in many of our
present receivers, provides the advantage of
improved image rejection and smaller crystal
f'flters that mount on the circuit board. A SA604A
Amplifier/Discriminator replaces the CA3089.
The SA604A draws significantly less power. The
AGC circuitry is simplified since the
microprocessor in the decoder corrects for
temperature changes to provide a linear, precision
SSTLM output. Finally, the anti-alias filter is
active, eliminating tuning. Overall, the quantity
of parts in the receiver section is similar. The
emphasis in this design is a shift away from
tuning elements and inductors and towards fixed
resistors and capacitors. The following
paragraphs describe each new circuit or
component in detail.
4.1.1 RF Preselector - SAWs and MMIC
Surface acoustic wave filters axe used for RF
filtering in the CRD-117, CRD-118, CRD-119,
and the IRAD Mini Secure Receiver/Decoders
currently made by Cincinnati Electronics. SAW
filters provide exceUent rejection to the image and
half IF signals keeping them out of the mixer
input.
17
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4.1.4 Oscillator and Mixer
The recommended design uses a double balanced
mixer for improved inter-modulation distortion
and spurious signal rejection. This mixer requires
a +7 dBm drive level. As ati example of spurious
rejection, the mixer reduces the half IF more than
60 dB with the specified signal levels. Thus the
mixer is capable of rejecting the half IF without
the use of filtering. The mixer also attenuates
local oscillator leakage to the RF port by 25 dB.
The oscillator presently used in the IRD can be
used with the double balanced mixer ff buffered to
provide the proper signal level. This approach is
used in the CRD-118 receiver. One drawback to
this approach is the multiple tuning adjustments
required. A packaged osciUator manufactured by
Vectron which requires no tuning is presently
being investigated for an IRAD project.
Screening to class S of IVlIL-O-55310 is available.
Figure 11 is a plot of the frequency output of ten
oscillators over temperature. CE's requested
variation is +_30 parts per million or +__13. l kHz
variation maximum. The actual parts remain
within 20 ppm or 9 kHz.
The IRD has severe vibration and shock
requirements. The shock and vibration
requirements for the oscillator as supplied do not
address the levels needed by the IRD. Testing
must be performed to determine the oscillator's
ability to withstand the higher levels. CE is
presently performing these tests at its facility.
Four units were tested for pyrotechnic shock and
two units were vibration tested. Performance was
checked before and after the shock test, and
during the vibration tests. The units successfully
passed all tests. CE sent two shocked units to
Vectron to check for any damage that may have
occurred which is undetectable by CE.
Discussions are under way with Vectron to
incorporate the shock and vibration requirements
into the oscillator specification.
3O
2O
10
FREQUENCY
OFFSET 0
IN ppm
-10
-20
-30
!+ 3 sigrnal
10 Vectron Oscillators 484Y1000
Normalized to frequency at 25 *C
Nominal frequency = 437.9 MHz
-15 -5 5 15 25 65
Temperature in *C
85
Figure 11. Oscillator Temperature Characteristic
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The crystal inside the oscillator uses a three point
mount. CE has asked Vectron to consider a four
point mount to increase the ruggedness of the
part.
As indicated above, outstanding issues must be
resolved before this part can be used in a final
product. Also, Vectron is the only source for this
oscillator at the present time. Another vendor has
indicated a willingness to develop an equivalent
oscillator but has none at this time. Therefore,
CE recommends the use of a discrete oscillator
and buffer stage until such time that these issues
are resolved.
4.1.5 Anti.Alias Filter
An active filter has been developed to replace the
previous passive filter. This filter has superior
response characteristics. Figure 5 is a plot of the
filter frequency response and Figure 6 is a
schematic.
The active filter requires 35 components in
contrast to the 8 required by its predecessor.
Most of the new filter parts are relatively small
surface mount components that do not greatly
increase the overall filter size. Any size increase
is outweighed by the advantages realized which
include reduced construction and elimination of
alignment. Even with the higher component
count, failure rate of the active filter is improved
due to the elimination of inductors. Tables 4a and
4b, summarize the reliability of the two designs.
The active anti-alias falter failure rate is at least six
times better than the LC filter.
4.1.6 Surface Mount Parts
Recent CE receiver designs employ surface mount
techniques to attach parts to the circuit boards.
The majority of the surface mount parts are resis-
tors and capacitors. These parts also comprise the
majority of all parts used. Surface mount compo-
nents reduce significandy the total assembly time
of a circuit board. Parts are temporarily attached
to the board and soldered with a single vapor
phase operation. This process reduces damage to
the boards by minimizing hand soldering.
Surface mount parts also reduce the volume
needed b.y circuitry which results in reduced
receiver size.
Table 4a. LC Anti-Alias Filter Failure Rate
Component
Coils, transformers
Capacitors - CCR78CG822JR
Total
Usage
4
4
Failure Rate
x (10 -6)
0.3187
0.00278
0.3215
Table 4b. Active Anti-Alias Filter Failure Rate
Component
Capacitors - using CDR type
Resistors - using RLR type
IC - M38510/11906
Total
Usage
12
22
1
Failure Rate
x (10-6)
0.00648
0.01881
0.0245
0.04979
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4.2 Decoder Circuits
4.2.1 Operation, General
Figure 12 is a block diagram of the ARD. The
audio signal from the Receiver is digitized to 8
bits and stored into a revolving Random-
Access-Memory (RAM) buffer. Here these
samples are available for processing to extract a
transmitted command or pilot tone.
A microprocessor Central Processing Unit (CPU)
executes program instructions stored in Erasable-
Programmable-Read-Only-Memory (EPROM) to
control data processing algorithms, input/output
operations, Code Insertion, Telemetry Outputs, or
Self-Test.
After reception, a correctly formatted command is
compared to stored codes (previously inserted via
a code insertion device) to determine which
command was transmitted. If an exact match is
found, the appropriate command is output. The
commands provided are the secure Arm, Fire, and
Spare. Also a Test command which causes the
unit to conduct a Self-Test is provided.
When the ARD is not processing a command or is
not in the Code Insertion Mode, it is in a com-
bination "signal search" and Pilot Tone detection
mode. Pilot Tone output Telemetry. is activated as
long as a Pilot Tone is transmitted, unless a
command is received. In this event, the Pilot
Tone telemetry is turned off and ignored until
command processing is complete.
Many separate eleven-character command codes
can be stored for independent output commands.
If desired, "null" codes can be stored to prevent
activation of a command. A KYK-13 electronic
fill device with appropriate adapters is used to
load the desired command codes into the ARD.
87C196KC
CPU
EPROM
(16K X 8)
AUDIO "_---iSSTLM
TEMP ._
RAM
(2.5K X 8)
I/O
MUX & A/D
CONV
EEPROM
(SK X e)
, " [
ILOT TONE
EST TLM
ADUMP
E INSERTION
__] LOW PASSFILTER
COMMAND
OUTPUT
CKTS
-----D-ARM
----I_DESTRUCT
-----_ SPARE
PRECISION
TLM
Figure 12. Advanced Receiver Decoder Block Diagram
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4.2.2 Decoder Functions
Listed below are the primary operating functions
of the Decoder. These and additional functions
are discussed in more d_tail in the subsequent
paragraphs.
• Digital Signal Processing of Pilot Tone and
Commands
• Redundant (Single Point Fail-Safe)
Command Output Signal Generation
• Code Insertion Operation
• Precision Signal Strength Telemetry
All of the Decoder functions are performed with a
microprocessor and the following support circuits
(some circuits are included on the same chip):
• A/D Converter with Multiplexer
• Program Memory (EPROM)
• Data Memory (RAM)
• Non-Volatile Memory (EEPROM)
• Input/Output (I/O Circuits)
• Redundant Command Output Circuits
4.2.2.1 Code Insertion
The code patterns that identify the ARD com-
mands axe stored in EEPROM. These codes are
loaded using the KYK-13 electronic transfer
device. The Code Insertion operating mode is
activated when a KYK-13 device is connected to
the ARD and turned on. This operation prompts a
complete Self-Test of the Decoder. A Self-Test
failure results in a blinking LED Ready Indicator
on the KYK-13 adaptor, indicating that code
loading cannot proceed. A successful Self-Test
results in the Ready Indicator being on continu-
ously, indicating that code loading may proceed.
A validity test is made on each message loaded
from the KYK-13 to the Decoder. This test
includes verifying the message cyclic check code
to guarantee that no transmission errors occurred
as well as verifying that each character has 2 and
only 2 tones specified. After the message validity
has been established it is written to EEPROM. It
is then read back and reverified. These tests
insure that command codes are correctly stored in
EEPROM.
Invalid code received from the KYK-13 results in
a blinking Ready Indicator on the fill device
adaptor, indicating to the operator that the code
was not accepted.
Null codes can be loaded for any of the com-
mands to prevent the ARD from generating the
corresponding command.
Code insertion Mode of operation is also used to
load Precision Signal Strength Telemetry coeffi-
cient parameters into the EEPROM for use by the
Precision Telemetry algorithm.
25
4.2.2.2 Precision Signal Strength Telemetry
The Precision Signal Strength Telemetry provides
an ultra accurate signal strength indication without
the necessity of precise receiver alignment.
Receiver signal strength output is characterized
over the operating temperature range and correc-
tion data stored in a look-up table in available
non-volatile memory (EEPROM).
Characterization and determination of correction
data is done automatically using the decoder test
set.
Table 5 illustrates a sample look-up table.
The rows of the table contain the receiver AGC
voltages and the columns contain the corre-
sponding output voltage for 8 temperatures in the
operating temperature range. During operation,
the system microprocessor takes a running
average of the AGC Voltage via the Multiplexer
and A/D Converter. The same is done for the
temperature. Averaging is used to eliminate
errors due to noise. The resulting average AGC
voltage and temperature values are used to retrieve
two values from the table which are straight line
interpolated to obtain the correct output voltage.
This value is then applied to a D/A converter to
provide the required Precision Telemetry output.
Look-up interpolation is done to provide the best
possible accuracy.
Next Generation IRD Study
Table 5.
0
AGC I
READING 2
Precision Telemetry Look-Up Table Example
TEMPERATURE READING
0 1 2 3 4 5 6 7
.5 .5 .5 .5 .5 .5 .5 .5
.576 .571 .564 .554 .551 .551 .5 .5
.673 .651 .643 .639 .636 .631 .631 .625
254 4.75 4.75 4.75 4.75 4.75 4.75
255 4.75 4.75 4.75 4.75 4.75 4.75
4.75 4.75
4.75 CK
SUM
4.2.2.3 Self-Test
Due to higher memory density and larger address
capacity of the system microprocessor the ARD is
capable of performing more Self-Tests than its
predecessor. Self-Test can be initiated three
different ways: reception of a high alphabet Test
Command, power-up of the unit, and entry into
code insertion mode.
A discussion of the tests to be performed follows:
e EPROM Test. This test is provided to
verify that the program memory is operating
properly and that the contents are correct.A
checksum is calculated on program memory
contents and compared to a value stored at
the uppermost location.
RAM T¢_t. This test verifies that data
memory is operating properly. A sliding
"zero" pattern is written to each location,
read back and checked. The same is done
with a sliding "one" pattern and an all "zero"
pattern.
Watchdog Timer Test. This test verifies that
the Watchdog Timer is operating with the
proper time-out interval.
EEPROM Test. This test verifies that the
EEPROM is operating and that the Precision
Signal Strength Telemetry coefficients are
correct. A checksum is calculated on the
telemetry coefficient data and compared to a
value stored in the EEPROM.
Redundancy Test. This test verifies that all
Command Outputs are operating in a
single-component fall-safe mode.
Data Sample Test. This test verifies that
receiver data is being sampled by the A/D
converter and that these samples are being
properly stored in a RAM data buffer. It is
performed by writing invalid data into
selected buffer locations and initiating sam-
ple operation. Later the selected locations
are examined for valid data which will
overwrite the previous data if sample opera-
don is normal.
Command Latch Test. Arm, Fire, and
Spare Command Latches are monitored for
the off condition.
Command Latch Status Test. This test
verifies that the Arm, Fire, and Spare
Command Latch status bits are correct. In
the event of a test failure an Insurance Word
is output and the system reinitialized.
Sequence Anomaly. Insurance words are
maintained and updated in an internal
microprocessor register. The insurance
words are updated as the software travels
through the signal processing and command
verify paths. Command output is not pos-
sible if the insurance word does not match a
pre-defined pattern. This restriction pre-
vents soft errors such as single event upsets
in RAM or in the program counter which
could potentially bypass sections of
26
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code. If an upset occurs, the insurance
word will not have the update from the
bypassed code and will not match the pre-
defined pattern. This match failure identi-
fies a Sequence-Anomaly and the
microprocessor inhibits the command output
and reinitializes operation.
Command Window Test. This test verifies
that the Command Windows which restrict
access to the A and B Command Output
Latches are operating.
A and B Time Windows are provided to
limit access to the A and B Command out-
puts respectively. Each window is a pulse
that can be generated by microprocessor
on-chip circuitry. Prior to turning on a
Command Latch this associated window
must be opened and the latch I/O instruction
executed while it is open. The window
signal is capacitively coupled into the latch
logic so that in the event of a window signal
failure in the active state the window will
not remain open.
4.2.2.4 Test Telemetry
For test purposes, three lines are provided for a 3-
bit Mode word that identifies one of eight oper-
ating states of the ARD Decoder. The software
updates this state code during operation. This
code can be monitored to analyze Decoder opera-
don.
4.2.2.5 Data Dump
A Data Dump capability is provided which out-
puts the contents of EPROM, RAM and
EEPROM data (except sensitive information).
Dump Data and Clock Test lines are provided for
the Dump interface. The EPROM data is used for
Software verification, the EEPROM data provides
Telemetry Coefficient verification, and the RAM
data provides the values of performance parame-
ters that are useful for system troubleshooting.
4.2.3 Safety Features
To provide single point fail-safe operation a
number of safety features are provided. These
features will prevent an inadvertent command
output due to a failure of any Decoder component
including the microprocessor.
4.2.3.1 Redundant Command Outputs
The Command Output Circuits for the recom-
mended design are essentially the same as those
used in the present IRD. These circuits include:
• An Overcurrent Circuit (current link circuit)
• Three Redundant Output Switches
Figure 13 illustrates one of the Redundant Output
Switches with the associated circuitry.
Redundancy is implemented by requiring two
separate circuits to be activated before issuing any
individual command.
One circuit (Q4 and associated drivers) maintains
a short circuit at the command output and the
other (Q5) applies nominal 28 Vdc. Opening the
short circuit (the 1st half or A command) does not
cause an output until the 28 V source is applied by
the 2nd half (or B) command. Applying the 28 V
source without removing the output short causes
an overcurrent sensing circuit (that also protects
against other output shorts) to trip. The trip is
reset via RC time constants well before another
command can be issued.
Command turn-off sequence removes the 28 V
source first (2nd half or B command) and then
applies the output short (1 st half or A command).
The 28V supply voltage is also activated by the
second half command. The A and B output timing
is controlled by the microprocessor such that for
command activation the A signal always becomes
active before the B output. On command turn-
off, the B signal is deactivated before the A
signal. This sequence assures that both output
transistors will not be on simultaneously.
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Figure 13. Redundant Output Switch
5 VDC
4.2.3.2 Command Window 4.2.3.3 Insurance Words
The A and B inputs for the Command Output
Circuits axe provided by output latches controlled
by the system microprocessor. The A and B
latches are contained on separate circuit chips.
This physical separation precludes the possibility
of both A and B output becoming active due to a
single integrated circuit failure.
Access to both A and B latches is protected by
means of Command Windows. Each window
consists of a capacitively coupled pulse that con-
trols access to the corresponding latch. The latch
will respond to an I/O execution of the micropro-
cessor only when the corresponding window is
open (pulse present). System software is
designed to pre-program a narrow window
opening before the selected latch I/O instruction is
executed. The latch can only be accessed when
the instruction occurs simultaneously with the
window.
Use of the windows prevents the latches from
being activated in the event that random
instructions are executed by the microprocessor
which could be caused by a device failure.
Insurance Words are maintained by the decoder
software during operation. These words contain
data that includes the Self-Test results and confi-
dence data. The confidence data is updated as the
software sequences through the signal processing
and command verification operations and is
described under the Seouenc¢ An0mgly discus-
sion in paragraph 4.2.2.3.
The Insurance Word data can be output via
downlink telemetry as a means of reporting
abnormal conditions in the ARD. The insurance
word output is a digital signal placed on the Pilot
Tone Telemetry. Non Return to Zero (NRZ) data
with nominal 100 ms bit period is used to allow
detection of the data with the ground telemetry
equipment that samples every 30 ms.
The insurance word output is used to report
Self-Test results which provide information con-
cerning the status of the decoder. The
recommended Insurance Word format is shown in
Table 6 and the Bit Description in Table 7.
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Table 6. Insurance Word Output Format
iii iiii 1112 2222 2222 2333 3333 3334
Bit No. 1234 5678 9012 3456 7890 1234 5678 9012 3456 7890
Bit Def PSSI IDDD DDDD DDDD DDEE VVVV VVVV VVVV VVVV VI_V
Bit Value 101X XXXX XXXX XXXX XXI0 I010 i010 I010 i010 I01@
Table 7. Insurance Word Output Bit Description
Bit Bit
S_,mbol Width Description
P I00 ms
S
D
E
V
150 ms
100 ms
100 ms
100 ms
600 ms
Preamble Bit (bit 1) - brackets the word and establishes a level to precede the
s),nc bits -.
Sync Bits (bits 2 & 3) - establishes a pattern that identifies the start of an
Insurance word
I.D. Bit (bits 4 & 5) - identify the Insurance Word. Four Insurance Words
are possible.
Data Bit (bits 6-18) - provide ARD status data
End Bit (bits 19 & 20) - provides an end bracket for the data bits and
establishes a zero level so that the first Visual Bit can be reco_Taized.
Visual Indicator Bits (bits 21-40) - provide a low frequency square wave
that can be easily recognized on the Pilot Tone Telemetry recorder chart for
locating Insurance words.
The data (D) bits are used to report anomalies in
Self-Test results or in system operation. The
actual bit assignments and the number of words
used will be determined during decoder design.
Listed in Table 8 are the test results and informa-
tion to be reported in the insurance words.
Insurance Words are output only when a
Self-Test result is negative or the Self-Test
Command is received. The test is identified by a
logic "1" in the corresponding bit location of the
word. A Complete Self-Test can be initiated three
ways:
• Reception of a high alphabet Test Command
• Power-up of the unit
• Entry into Code Insertion
Certain real time tests are under software control
and are conducted during decoder operation.
Table 9 shows the conditions under which
Self-Tests are conducted. Also indicated in the
table is the system response to test failures. Three
types of responses are provided when a Self-Test
is unsuccessful.
, The Type 1 response consists of continuous
Insurance Word transmission with no
command processing. This type response is
provided for failure of a test of circuits or
components critical to safe operation. The
decoder software stays in a Self-Test loop
and no attempt is made to process
commands to preclude the occurrence of an
inadvertent output by the defective circuit.
29
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Table 8. Information Reported in Insurance Words
Information Reported
EPROM Test Result
Internal RAM Test Result
External RAM Test Result
EEPROM Test Result
Watchdog Timer Test Result
Command Ourput Redundancy Test Result
Command Window Test Result
Data Sample Test Result
Command Latch Test Result
Sequence Anomaly
No. Bits
TBD
Remarks
A logic 1 indicates a test failure.
A logic 1 indicates a test failure.
A logic 1 indicates a test failure.
A logic 1 indicates a test failure.
A logi c 1 indicates a test failure.
1 bit for each output: Arm, Fire, and Spare.
A logic 1 indicates a test failure.
A logic 1 indicates a test failure.
1 bit for each latch: Arm, Fire, and Spare.
To be determined in the software design.
Table 9. Self Test Response
Test
Test
Crnd
SEQUENCE ANOMALY
Pwr Code
Up Ins
1 3
1 3
2 --
1 3
2 3
2 3
1 3
1 3
ii
Real
Time
PROM 1 --
I i i
RAM (INT 7 EXT) 1" --
EEPROM 2 --
WATCHDOG TIMER 1" 2
REDUNDANCY CMD OUTPUT 2 --
CMD WINDOW 2 --
DATA SAMPLE I* --
COMMAND LATCH l * I
COMMAND LATCH STATUS -- 2
1. Continuous Insurance Words, no command processing.
2. Single Insurance Word - continuous command processing.
3. Continuous error indication on the KYK- 13.
* Test is not performed if a command is active.
2
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.
.
Type 2 response consists of a single
Insurance Word transmission without inter-
ruption of command processing. This type
of response is provided to report the failure
of a test of a circuit-that does not adversely
affect command decoding. The EEPROM
test, for example, indicates that the
EEPROM is not operating properly or that a
data error is present in the Telemetry
Coefficients. If the latter is the case the
decoder is still capable of properly decoding
commands. The failure is reported but
normal operation is allowed to continue.
The Type 3 response is provided when the
electronic fill device is connected to the
ARD. At this time Insurance Words are not
transmitted. Self-Test Failures are flagged
by flashing the Verify Indicator on the
KYK-13 Adaptor. Continuous indication is
provided to insure that the operator will be
aware that a problem exists in the ARD.
The EEPROM Test is not conducted during
Code Insertion because this mode is used to
load the Telemetry Coefficients that are
checked by this test.
The Command Latch Status and Sequence
Anomaly Tests are not conducted during
Code Insertion because these tests are an
integral part of the command processing
software which is not used at this time.
4.2.3.4 Command Latch Monitoring
The command latch outputs are monitored for
activity. Should either half of a command be set
high (A or B channel), the level will be detected
by the system and corrected if possible. If the
level was caused by a hard component failure and
cannot be corrected, the second half of the com-
mand (B if the A channel fails) will prohibit the
command from being issued. Selected output
ports of both the 87C196KC and the PSD302
have a monitor read output capability.
4.2.3.5 Redundancy Check
The requirement that no single point failure can
cause an output command is normally solved by
providing redundant outputs, both of which must
work for command execution. However, a single
point failure could cause one of the redundant
outputs to fail, and system operation would
appear normal. To assure single point failure
protection exists just prior to launch, a simple
redundancy verification method is needed.
By incorporating redundancy verification in a
Self-Test routine, this characteristic in addition to
many other Self-Test parameters can be monitored
by command as desired. An unclassified Test
Command can be established that causes the ARD
to perform Self-Test. Results of the test are
reported via an Insurance Word. This command
can be disabled (nuUed) when the secure tones are
loaded if desired.
Redundancy verification for the ARD design is
implemented by a circuit that monitors the voltage
at a key command output test point for each com-
mand. The proposed microprocessor contains an
eight channel multiplexer at the A/D convener
input. This feature allows normal monitoring of
the receiver output for command uplink
information as well as monitoring SSTLM,
temperature, one point in each of the three
command output circuits and two spares.
Redesign of the Command Output circuits will
allow Self-Test redundancy verification. Figure
14a & 14b is a partial command output schematic
contrasting the present IRD design (A) with the
ARD design (B). In the new design, voltage at
the "RedVer" point is monitored during Self-Test
by multiplexing through the A/D converter to the
microprocessor where it is included in the overall
Self-Test results.
During Self-Test, the RedVer test points are mea-
sured before and after applying 5 Vdc through a
47 Kohm resistor and diode to each output. If the
output clamp circuit is inoperative, application
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Figure 14a. Redundant Output Circuit
m VDC
CURRENT
LIMIT & FAIL
SAFE CKT
ptwP 1
(O) :.
Q1
(A)
Z'tK
6.6 K
O6
47 K
r I_ I svoc
Red T_
Command output
Intormp( Output
RedVer
Figure 14b. Redundant Output Circuit (With Verification)
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of 5 Vdc will cause the voltage at RedVer to
exceed the "pass" threshold (but not 2 Vdc) and
be reported to the operator through the pilot tone
Self-Test monitor output. A second threshold
could be set on the low _side to report unusually
low voltages that would occur if the output load
was abnormally low.
Initial analysis of this circuit indicates that no
undetectable single point failure could occur that
could cause the ARD to be only one failure away
from an in _dvertent output. Also, no single point
failure can cause more than 2 Vdc at a command
output during Self-Test.
4.2.3.6 Complemented A and B Command Bits
The same data bit is used to set the Arm A channel
and the Arm B channel. Obtained from different
output ports, the bit must be in its complemented
state to set the Arm B channel. This configuration
prohibits a hardware failure (where a bus data bit
is shorted to ground or Vcc) from having the
potential to set both the A and B command chan-
nels. The same technique is used for the Fire and
Spare commands.
4.2.4 Major Decoder Components
The Intel 87C196KC Microcontroller and the
Waferscale PSD302 Programmable System
Device are the major components recommended
for implementation of the ARD. Both devices are
programmable and contain a large number of on-
chip functions which make possible keeping the
parts count at a minimum while providing the
required operation. These features result in an
approach that improves reliability and decreases
COSt.
Each of the above circuit components is discussed
in subsequent paragraphs. Also discussed is the
recommend ARD configuration with these
devices.
4.2.4.1 Microcontroller
The 87C196KC is one of a family of micro-
controllers manufactured by Intel Incorporated.
Like the SBP9989 used in the present IRD it uses
register-to-register architecture with no
accumulator. This new device operates with a
maximum clock frequency of 16 MHz and can
execute instructions approximately 3 times as fast
as the SBP9989. In addition, the 87C196KC has
a large number of on-chip peripherals, and has
special operating features that make it suitable for
use in the ARD.
On-Chip Peripherals
Listed below are the on-chip peripherals of inter-
est with a I:n'ief description of each.
• EEPROM (16K x 8). This memory is
available for program storage. The micro-
controller performs 16 bit operations but
uses 8 bit instructions.
RAM (488 x 8). The chip contains a total of
512 bytes of RAM. 24 bytes are reserved
for special functions and the remaining 488
axe available for the user. This memory can
be accessed as words (16 bits) or bytes (8
bits).
Watchdog Timer. This is a 16-bit pro-
grammable timer that resets the
microprocessor on time-out.
A/D Converter with 8 Input Multiplexer.
This converter can be operated in 8 or 10-bit
mode. An 8-Input analog multiplexer is
provided at the input.
Timer 1 and Timer 2. Each of these is a 16
bit programmable timer. Timer 1 can be
configured to operate the A/D Converter.
High Speed Outp_ ots (HSO). Three High
Speed Outputs are provided that can be
operated at specified values of Timer 1 or
Timer 2.
Serial Port. A Serial Port with double
buffering on transmitter and receiver is
provided. The port is baud rate pro-
grammable.
• UO Ports. A total of five 8-bit I/O ports are
provided. Some of these ports share device
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I/O pins with other functions. As a result
the number of I/O lines available depends
upon how the microcontroller chip is
configured in the system.
A Standard Military Drawing (SMD) number
5962-90692 has been assigned to this micro-
controller and qualification is now in process.
4.2.4.2 Programmable System Device (PSD302)
The PSD302 is one of a family of programmable
devices available from Waferscale Integration,
Inc. These devices are designed to implement the
required control and peripheral elements of a
microcontroller-based system to eliminate the
need for discrete "glue" logic. The PSD302 pro-
vides the following features that are required in
the ARD design:
I/O Expansion. A maximum of two 8-bit
and one 4-bit ports can be implemented.
The number of I/O lines available depends
upon how the device is configured in the
system.
EPRQM. (16K x 8) bits of EPROM is
available on the device. Since the
87C 196KC microcontroller contains suffi-
cient EPROM, this additional memory will
be unused spare. Future Programmable
System Devices (manufacturer indicates
about one year) will have EEPROM in place
of EPROM. The availability of such
devices will permit eliminating external
EEPROM now required for secure code
storage and Precision Telemetry data
storage.
RAM. (2K x 8) bits of RAM are available
on the device to supplement the micro-
controllers internal memory.
Chip Select Control/Address Latches. Chip
select control or latched address lines can be
implemented on the device.
• Prog-rammable Address Decoding. Pro-
grammable address decoding allows
mapping of the on-chip memory, I/O, and
Chip Select. Also provided is the capability
of adding page inputs to expand the
microcontroller address space.
Reliability. The device is procurable to
MIL-883. Additional screening would be
necessary where a higher reliability level is
required.
4.2.5 Circuit Configuration
The recommended Decoder design is shown in
the block diagram of Figure 15. The system
consists of the 87C196KC microcontroller, two
of the PSD302 Programmable System Devices,
and _i small number of peripheral circuits. Each
of the Decoder circuits is described below.
Shading of the blocks is provided to identify the
circuits contained in the 87C196KC and PSD302
devices.
4.2.5.1 CPU
This is the Central Processor Unit (CPU) which
is the major component of the 87C196KC micro-
controller. It generates Address, Data, and
Control Signals that control operation of the on-
chip and external peripherals.
4.2.5.2 EPROM (16K x 8)
This program memory is provided on the
87C196KC device. The 16 Kbytes available are
adequate for the ARD control program.
4.2.5.3 RAM
Random Access Memory (RAM) is used for data
storage. The ARE) uses 488-bytes that are avail-
able on the microcontroller chip and an additional
4K-bytes (2K-bytes contained on each PDS302
device).
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4.2.5.4 Mux and A/D Converter
Resident on the rnicrocontroller chip is an A/D
Converter with an 8-input analog multiplexer.
The converter is capable of 8-bit or 10-bit opera-
tion. The 8-bit mode is used by the ARD. The
following signals are used as inputs to the multi-
plexer:
• The receiver audio signal for signal process-
ing.
The receiver AGC (Signal Strength Signal)
and temperature data from a sensor for
Precision Telemetry operation.
• The redundancy circuit output from each of
the three output commands.
The 87C196KC has two operating features that
make data sampling a DMA-like operation which
does not require program control. These features
are the High Speed Outputs (HSO) and the
Peripheral Transfer Server (PTS).
Using the HSO feature, Timer 2 can be config-
u.red to trigger the A/D Converter at the required
33.6 kHz rate. The PTS feature permits the
automatic loading of A/D Converter samples into
a circular buffer and maintenance of that buffer.
These operations are performed transparent to the
CPU but result in a timing overhead that slightly
increases the instruction execution time.
4.2.5.5 Latch & Select Decoding
The Latch & Select Decoding Circuitry resident
on the PSD302 chip provides the select signals
for controlling the on-chip RAM (2K x 8) and the
external EEPROM.
4.2.5.6 I/0 Circuits
The Unit I/O signals are obtained from three
sources. The non-command signals are provided
by the resident microcontroller I/O. The first half
(A) command signals are provided by a PSD302
device and the second half (B) command signals
from a second LPSD302 device. These A and B
signals operate the Command Output Circuits.
Access to each command port is controlled by a
command window signal (WA and W'B).
Each window is a pulse generated by the micro-
controller on-chip circuitry. Prior to turning a
Command Latch on, this associated window must
be opened and the latch I/O instruction executed
while it is open. The window signal is
capacitively coupled into the latch logic so that in
the event of a window signal failure in the active
state the window will not remain open.
The resident I/O of the the 87C196KC is used for
the following interface signals:
• Pilot Tone Telemetry - a single output line
• Test Telemetry Outputs - three output lines
• Data Dump Interface - two output lines for
Dump Data and Dump Clock
Code Insertion Signals - one input line and
four output lines for CI Flag, CI Reference,
CI Verify, CE Data, and CI Clock respec-
tively.
Precision Telemetry - This signal uses an
output that is Pulse Width Modulated. The
signal is routed through a Low Pass Filter
that provides an analog output.
4.2.5.7 Command Output Circuits
The Command Output Circuits are redundant cir-
cuits implemented with discrete components. The
circuits are driven by the corresponding A and B
command latches. The Command Output Circuits
are discussed in paragraph 4.2.3.1.
4.2.5.8 Power-Up Reset and Snap Circuit
At power-up or following a power glitch, two
operations must be performed:
1. The microcontroller must be reset to insure
that the on-chip output port lines are initially
set to the inactive state and the CPU must be
reset.
2. The PSD302 device must be reset to set its
output port lines to the inactive state.
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Microcontroller reset is provided by the Reset
Circuit which is required to provide a reset pulse
greater than 16 state times. The PSD302 reset is
provided by the Snap Circuit. This circuit is
voltage dependent and wiU provide an output
whenever the supply voltage falls below
minimum operating voltage for the device.
4.3 Packaging Concept
Figure 16 shows the case design concept
recommended for the Advanced
Receiver/Decoder. The case is divided into four
cavities which house the Receiver, Decoder,
Power Supply Assemblies, and the I/O
Connectors. The Receiver and Decoder cavities
are stacked adjacent to those provided for the
Power Supply and the I/O Connectors.
Interconnections between the connectors and the
assemblies axe provided by flexprint strips.
This layout allows independent access to any of
the circuit assemblies or the connectors by
removal of bolts connecting the receiver to the
decoder/power supply. The two halves can be
folded out (like opening a clamshell) for testing,
or separated by unsoldering the flexprint. This
design allows the new package to have the same
footprint as the present IRD package. See also
paragraphs 5.8 and 5.13.
5.0 COMPARISON OF NEW TO OLD
DESIGN
This section highlights the improvements made in
the new ARD design by comparing it to the
existing IRD. The subsequent paragraphs
provide a discussion of the design aspects
compared.
Added Self-Tests
• Redundancy
• EEPROM memory
• Command windows
First and second-half output command time
window protection
RF High Alphabet Test Command with
results transmitted over the Pilot Tone TLM
link
• One Step Crypto option
5.1.1 Precision Telemetry and Non-
Volatile Memory Test
The new design provides a Precision RF Signal
Strength Telemetry. This feature provides an
accurate telemetry output that does not require
precise receiver alignment. The receiver AGC
output is corrected with data stored in EEPROM.
Operation is described in paragraph 4.2.2.2.
An EEPROM test is added to the Self-Tests
performed that calculates a checksum on the
Precision Telemetry data stored in the device.
The test verifies that the data is correct and that the
EEPROM is operating properly.
5.1.2 Redundancy Test
A Redundancy Check is provided in the ARD
design. Previously this could only be partially
performed during Acceptance or Bench Testing
when the Automated Test Set was used. This
feature allows complete verification that the unit is
single point failure safe. Operation is described in
paragraph 4.2.3.5.
5.1 New Operating Features
The Advanced Receiver/Decoder has some new
operating features not included in the present
IRD. These features are listed below:
• Precision SSTLM
5.1.3 Insurance Word Reporting
Insurance Words are output to report abnormal
ARD conditions. The data provided includes
Self-Test results and is output on the Pilot Tone
Telemetry line. This feature is discussed in
paragraph 4.2.3.3.
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5.1.4 One Step Crypto Option
This feature is a software change that eliminates
the need for closed-loop RF checkout with secure
codes loaded. Operation is described in para-
graph 7.0.
5.2 Performance
Care has been taken to insure that the new design
does not compromise the performance enjoyed by
the present IRD. All differences that exist are
Table 10. Specification Table
improvements over past performance except
specification 3.2.1.1.1 Tuning capability as indi-
cated in Table 10. If it is necessary to tune the
ARD to a frequency other than 416.5 MHz, the
SAW Filters would also have to be changed.
This table provides a comparison of the existing
IRD to the recommended design. The compari-
son is made on a paragraph by paragraph basis
referenced to IRD specification 10SPC-0132.
Differences are flagged by a "*" in the right hand
margin.
- Existing IRD Vs. New ARD
Specification Requirement
Tuned to 416.5 MHz
Spec Para #
10SPC-0132 Characteristic
3.2.1.,1
3.2.1.1.1
3.2.1.1.2
3.2.1.1.3
3.2.1.1.4
3.2.1.1.5
3.2.1.1.6
3.2.1.1.7
3.2.1.1.8
3.2.1.1.9.1
3.2.1.1.9.2
3.2.1.1.9.3
,3.2.1.1.9.4
,3.2.1.1.9.5
3.2.1.2.1
3.2.1.2.2
Receiyer requirements
Tuning capability
Voltage standin_ wave ratio
RF sensitivity and quieting
R_eiver blocking
Capture performance
Deviation sensitivity
Receiver RF bandwidth
Telemetry output
Not operate:
Audio output amplitude
Audio bandwidth
Audio distortion
i
Spurious outputs
Receiver output test point
Audio input sih,nal characteristics
Decoder input operating range
400 to 435 MHz (w/L.O. crystal
change and preselector tuning
1.5:1 or less
-97 dBm to +13 dBm (Sens)
15 dB quieting _ -97 dBm
+13 dBm
Current
IRE)
OK
OK
OK
-110 dBm
(avnage)
OK
OK
80% OK
40 to 70 kHz pk (two tones)
8 kHz pk or less (two tones)
A 4" 45 kHz min. operate BW
B 3 dB max. + kHz response
variation
C -60 dB outside + 180 kHz
specs outside + 10 MHz
-80 dB image response
A 0.1 to 0.5 Vdc (no RF signal)
B 0.25 to 0.75 incr. @ -97 dBm
C Not saturate @ < -53 dBm
D 4.5 to 5 Vdc @ -53 dBm
4.5 to 5.25 @ > -53 dBm
E 7.0 <10 Kohms
F 100 Kohm load
Compatible with decoder
2 dB max peak-to-valley
< 5.5 dB @ 15.45 Vs. 10.5 kHz
10% max.
40 dBm below 10 kHz ref.
6 dB above interface level
High alphabet
Compatible with receiver
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
39
New
ARD
OK
SAW filters
must be
changed
OK
-113 dBm
(esumate)
>25 dB
OK
OK
OK
OK
OK
OK
OK
OK
OK
All OK
(precision
TLM)
OK
1 dB max P-V
<3dB@
15.45 kHz
OK
OK
OK
OK
OK
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Table 10. Specification Table - Existing IRD Vs. New ARD - Continued
Spec Para #
10SPC-0132
3.2.1.2.3
3.2.1.2.4
3.2.1.2.5
3.2.1.2.6
Characteristi, c
Decoder S/N sensitivity
Decoder spurious response
Tone detector operational freq. range
Tone detector false alarm rate
Specification Requirement
0,1 rejection rate max @ E/No =
19dB
No response from single tone burst
Operate __.50 Hz from Ftone
Not respond > 300 Hz from Ft
< 6 per minute
3.2.1.2.7 Radar jamming Withstand 2 ms blanking m each
character
3.2.1.2.8 Auxiliary decoder input
Address code insertion, verification
Logic requirements
Valid commands
3.2.1.2.9
3.2.1.2.10
1.5 Vrms nom. short circuit proof
A 3 month rain. storage
B KYK-13 compatible
C Automatic code verify
D Inhibited readout of previously
loaded codes
E Code insertion verification,
and emx detection
F Null code capability
Various
3.2.1.2.10.1 Various
3.2.1.2.10.2 Character input Various
3.2.1.2.11 Various
3.2.1.2.11.1
3.2.1.2.11.2
3.2.1.2.11.3
3.2,1.2.11.4
3.2.1.2.11.5
3.2.1.2.11.6
3.2.1.2.12
3.2.1.2.12.1
3.2.1.2.12.2
3.2.1.2.12.3
Decoder softw_e requirements
Failure modes
Operadonal code verification
Unused memory locations
implementation
ROM verification
Noise and power transients
Infinite loops
Decoder command outputs
Command output high
{24 to 36 Vdc supply)
Comm_! output low
Output pulse duration
Output loading nominal
Output ioadin 8 maximum
Fail-safe ci_uitry
Output transients
Output circuitry
3.2,1.2.12.6
3.2.1.2.12.7
3.2.1.2.12.8
3.2.1.2.13 Command responserime
3.2.1.2.14 Test/telemetry outputs
3.2.1.2.15 Pilot tone
Single point fail safe
Inhibit unused/iUesal codes
Filled with JMP or NOP - avoid
catastrophic effects
Verification during and after
manufacture and assembly
No performance or integrity
,desradaion(r over)
DesiKn free of infinite loops
5 independent outputs
+ 2 Vde regulation
4- 3 Vde regulation (max load)
0 Vdc, +2/-1 for all loads
45 ± 1 ms
65K/650 Ohms
175 ohms worst case
Single point fail-safe
2 Vpk) 0.1 ms max.
Continuous operation into all
loads including a _ort circuit
19 + ms (as defined)
Various
Various (including short circuit
proo0
40
<1
Current
mD
OK
oK
OK
OK
OK
per min.
OK
New
ARD
OK
OK
OK
OK
OK
< 1 per rain.
OK
OK OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK
OK
OK
OK if required
OK OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK OK
OK
OK
OK
(Also output
on pilot tone
TLM line /
OK
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Table 10. Specification Table - Existing IRD Vs. New ARD . Continued
Spec Para #
10SPC-0132
3.2.1.3
3.2.1.3.1
3.2.1.4
3.2.1.5
3.2.1.6
3.2.2.1
3.2.2.2
3.2.3
thru
3.7.1
Characteristic
-7
Input power requirements
Under voltage
Electmma_metic interference
Isolation
Inadvertent shorts due to debris
Size
Weight
Various
Specificadon Requirement
A 24 to 36 Vdc supply
B 50 Vdc reverse voltage
protection
C 15 watts max.
No transients > 2 Vpk/0.1 ms for
supply voltage <_36 Vdc
Various
Various
Prevented by desi_rn
IDD 16A03344
< 5.5 lbs.
Various
Current
IRD
OK
OK
12W
OK
OK
OK
OK
87 in 3
5 lbs.
OK
New
ARD
OK
OK
<4W
OK
OK
OK
OK
<60 in3
-- 2.5 lbs
OK
5.3 Qualification
The extensive nature of the changes recommended
to update the IRD result in a major packaging
change so that requalification would be necessary..
However, the new packaging approach envi-
sioned with the reduced number of parts and
much smaller size improve the ability of the unit
to pass EMI as well as environmental testing.
Software algorithm changes will be much less
extensive and overall performance will be
improved.
These changes improve the capability of the unit
to pass qualification testing.
5.4 Reliability
is presented in this paragraph. MIL-HDBK-217E
Notice 1 Section 5.2, was used for the reliability
prediction.
The results indicate that the ARD is significantly
more reliable than the present design IRD. The
number of EEE parts was reduced by 45 percent.
The failure rate was reduced by 44 percent.
Improvement in reliability is due to fewer parts
and fewer high failure rate parts. A data summary
is provided in Table 11. The reliability prediction
for the IRD and ARD are provided in Appendix
A.
Note: Failure Rates axe in failures per million
hours. Mean Time Between Failures
(MTBF) is in hours. Environment of use
is Missile Launch (ML) per MIL-217.
The relative reliability of the IRE) compared to that
of the ARD based on the unit electrical parts lists
Table 11. Reliability Prediction Summary
Design
IRD
Failure Rate
(Failures/Hrs x 106)
MTBF
(Hours)
101.85 9819
ARD 57.43 17414 456
825
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5.5 Failure Modes and Effects
The most important requirement of the IRD is that
no single point failure of software or hardware
shall cause the generation of a signal on a com-
mand output line. The key features that provide
this fail sage operation and software fault tolerance
are listed below:
1. The use of redundant output switches.
2. Verification of redundant output switches.
3. Output Latch Monitoring.
4. Command Windows to limit access to
Output Latches.
5. The use of a Watchdog Timer.
6. The use of Insurance Words checks and
hardware interrupts on Command Outputs.
These features are responsible for the units com-
pliance to the system requirements pertaining to
operational safety. Features 2, 3, and 4 are new
features provided in the recommended design.
Table 12 summarizes the recommended design
ARD compliance to the safety requirements of
USBI specification 10SPC-0132. Listed in the
table are the specification requirements along with
the design features responsible for compliance
and the testing provided for the compliance verifi-
cation. Also identified are any differences
between the present and recommended designs.
5.6 Redundancy Verification
As discussed in paragraph 4.2.3.5, minimal
redesign of the output circuit eliminates the prob-
lem of providing checkable failsafe. In addition,
the new design provides much greater flexibility
in failsafe checking. Initiated by a transmitted
command, results of the Self-Test including the
redundancy test axe output in a serial data string
on the pilot tone output channel.
5.7 Tuning Methods
A significant number of parts in the present IRD
requtre tuning. The Receiver Assembly has four
variable capacitors. In addition, the input wire is
adjusted for input VSWR. Four variable capaci-
tors and two select thermistors are required on the
Converter Assembly. The Decoder Interface
Assembly contains one select resistor. Two
variable capacitors, one select capacitor, seven
select resistors, and three select thermistors are
located on the IF Assembly. The Decoder
(Command Output) Assembly contains one select
resistor.
The recommended design has three modules with
significantly fewer adjustments. The RF/IF has
seven adjustable inductors, two select capacitors,
and 4 select resistors. Most of the tuning in the
RF/IF concerns tuning the RF path and the oscil-
lator. The power supply has two select resistors
and the decoder has no select components. Table
13 summarizes the adjustable components of both
designs.
As can be seen, the recommended design reduces
the total number of adjustments from 40 to 15.
Also, the effect of the adjustment is isolated to the
module on which it is located. This feature makes
each module interchangeable, eliminating the need
to retune when replacing a module.
5.8 Receiver/Decoder Isolation
Disassembly of the present IRD to separate the
receiver from the decoder requires unsoldering 30
flexprint terminals. During this study, the pack-
aging concept was changed to greatly simplify
physical isolation of and access to the basic ARD
modules.
As a result of the large overall reduction in parts
count, only three printed circuit boards are needed
for the ARD. Using a "clamshell" approach as
shown earlier in Figure 16, New Case Design
Concept, the Receiver can be separated from the
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Table 12. Summary of Specification Compliance and Testing
Spec
Paragraph
3.2.1.2.11 (A)
3.2.1.2.11.5
3.2.1.2.11 (B)
3.2.1.2.11 (E)
3.2.1.2.11 (C)
3.2.1.2.11 (D)
3.2.1.2.11.2
3.2.1.2.11 (F)
3.2.1.2.3
3.2.1.2.4
3.2.1.2.6
3.2.1.2.11
3.2.1.2.11
3.2.1.2.11.3
3.2.1.2.11.4
3.2.1.2.11.6
_ De,scription
Noise and Power
transient recovew
Invalid address
Jump recovery
.......................
Illegal branch
recover_
Invalid RAM data
parameter recovery
Invalid code
Related
Design Features
Supply filters, over and under
voltage cut-off, Snap Circuits
Redundant outputs,
Insurance Word checks,
Command Window,
Loop Timer
Redundant outputs, Insurance
Word checks, Loop Timer
Code insertion message checks:
Testing
Acceptance Test
& Bench Test
Self-Test
Self-Test
Each message
Notes
(G)
(H)
insertion data
recovery
Invalid op code
recover_
Input noise recovery
for the conditions
below:
Decoder Signal-to-
Noise sensitivi_
Decoder spurious
response
Decoder False
Alarm Rate
Invalid input signal
reCOV_"_/
Invalid state or state
s_luences
2 tones only,
every parity
message ID
CRC check
Invalid op codes cause
software reset
Character Detect Algorithm
VI'T Design with Anti-Alias
Filter
Character Detect Algorithm
Software threshold checks
Watchdog Timer
Unused memory
location
Rma(_Mlementation
Verification
InfiniteLoop
recovc'a_
Insurance Word checks
Unused EPROM locations
contain Reset instructions
EPROM, RAM & EEPROM
data dump at start of code
Insertion State
Loop Timer Circuit
loaded is checked
Verified during
development
Measured during
development
Measured during
development
Measured during
development
Acceptance Test
development
Self-Test
Verified during
development
Tested during
development
2
3
Acceptance Test
Self-Test
Notes: 1. Reset on instruction acquisitions outside Program Memory is provided in the present IRD.
This feature is not possible with the present microcontroller. The Command Window feature
along with invalid op code interrupt compensate for this missing features.
2. An interrupt on invalid op code is an inherent feature of the 87C198KC.
3. The 87C196KC has a reset instruction which is used. The present design used branch
instructions.
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Table 13. Tuning Method Comparison
Assembly
Present IRD
Receiver
Converter
Select
Resistors
0
0
Variable
Capacitors
4
4
IF 7 2
AGC & Audio 0 0
14 0Power Supply
Decoder (Cmd Output) 0
Decoder Interface 1 0
TOTAL 2 3 10
Select
Capacitors
0
0
1
0
Select Adjustable
Thermistors Inductors
0
2 0
3 0
0 0
0 0 0
0 0 0
0 0 0
1 5 1
Recommended ARE)
RF/IF 4 0 2 0 7
Decoder 0 0 0 0 0
2 0 0 0 0
0
Power Supply
TOTAL 2 7
decoder very easily by removing the connecting
bolts and unsoldering 5 flexprint terminals.
Access to the decoder/command output and power
supply boards is immediate and access to the
receiver board requires only removal of a shield
cover.
5.9 RF Signal Strength Telemetry
In the present IRD, the Signal Strength Telemetry
characteristic is determined by the receiver thermal
characteristics and depends on precise receiver
alignment. The recommended design uses a
"Precision Signal Strength Telemetry" technique
in which the system microprocessor transforms
the inherent receiver thermal characteristics to the
desired temperature compensated characteristic.
This approach eliminates the need for precise
receiver alignment and about 50 components.
Implementation of the technique is discussed in
paragraph 4.2.2.2.
5.10 EEE Parts
Estimated electrical parts for the ARD are shown
in two tables. Standard parts that comply with the
requirements of MIL-STD-975 or 10REG-0036
are listed in Table 14 and non-compliant parts are
listed in Table 15. Based on these estimated lists,
54 part types out of 257 (approximately 21%) are
non-standard. The following procedure will be
established for non standard parts:
. During the design phase of the program
conduct a search of how to find standard
replacements for the non-standard parts.
. Request non-standard parts approval for
those parts that cannot be replaced.
Generate Source Control Drawings for these
parts and screen them to the requirements of
the current program.
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QTY
1
1
1
3
1
4
3
1
1
17
1
1
1
8
18
1
23
2
2
1
1
2
1
4
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Table 14. ARD Standard Parts
PART NO
CRW06JA226JC
CWR06FA685JC
CWR06JA 105JC
CWR06JA 155JC
CWR06JA225JC
CWR06KA 105KP
CWR06MA335JC
CWR06MA685JC
CWR06NA475JC
JANS 1N4148-1
JANS 1N4148-1
JANS 1N5806
JANS 1N5806
JANS1N5811U
JANS2N2907A
JANS2N2907A
JANS2N3700
JANS2N3700
JANTXV1N4104-1
JANTXV 1N751 A- 1
M38510/11005SCX
M39003/10-2115S
M39010/02A 100KR
M55342H06R10BOS
DESCRIPTION ASSY TYPE
Cap, chip Tan 22 uF Dcdr S
Tantalum Cap, 6.8uF PS S
Tantalum Cap, 1.0uF PS S
Tantalum Cap, 1.5uF PS S
Tantalum Ca a, 2.2uF PS S
Cap,Chip 1.0UF 10% Rcvr S
Tantalum Cap, 3.3uF PS S
Cap, chip Tan 6.8uF Dcdr S
Tantalum Cap, 4.7uF PS S
Diode Dcdr S
Diode PS S
Diode Dcdr S
Diode Rcvr S
Schottky Diode PS S
Transistor, PNP Dcdr S
2N2907A PNP PS S
Transistor, NPN Dcdr S
NPN Transitor PS S
Zener Diode, 10V PS S
Diode,Zener 5V Rcvr S
LM124 Dcdr S
CSR13 75V Tan Ca_, 10uF PS S
Inductor 10.0UH Rcvr S
Resistor, Chip 10K 0.1% Rcvr S
REMARKS
IOV rating, 5 v
20V rating ,5 v
20V rating,10 v, 5 v
20V rating, 10 v
35V rating, 15 v
15V rating, 28 v
S level
S level
S level
35 v max
M55342H06R11B7S
M55342H06R11B8S
M55342H06R 12B 1S
M55342H06R12B3S
M55342H06R 19B 1S
M55342H06R1B29S
M55342H06R1B98S
M55342H06R24B3S
M55342H06R2B08S
M55342H06R3B83S
M55342H06R4B07S
M55342H06R4B70S
M55342H06R5B05S
M55342H06R7B32S
M55342H06R7B68S
M55342H06R7B96S
M55342H06R8B76S
M55342H06R9B76S
Resistor,Chip 11.7K 0.1% Rcvr
Resistor,Chip 11.8K 0.1% Rcvr
Resistor,Chip 12.1K 0.1% Rcvr
Resistor,Chip 12.3K 0.1% Rcvr
Resistor,Chip 19.1K 0.1% Rcvr
Resistor, Chip 1.29K 0.1% Rcvr
Resistor, Chip 1.98K 0.1% Rcvr
Resistor, Chip 24.3K 0.1% Rcvr
Resistor,Chip 2.08K 0.1% Rcvr
Resistor,Chip 3.83K 0.1% Rcvr
Rcsistor,Chi p 4.07K 0.1% Rcvr
Resistor,Chip 4.7K 0.1% Rcvr
Resistor,Chi p 5.05K 0.1% Rcvr
Resistor, Chip 7.32K 0.1% Rcvr
Resistor, Chip 7.68K 0.1% Rcvr
Resistor, Chip 7.96K 0.1% Rcvr
Resistor, Chip 8.76K .01% Rcvr
Resistor, Chip 9.76K 0.1% Rcvr
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
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QTY
1
2
2
1
2
1
1
I
1
2
1
8
1
1
1
1
2
1
2
2
1
1
1
f
1
1
1
2
2
1
2
1
1
7
2
1
1
1
1
3
1
1
Table 14. ARD Standard Parts - Continued
PART NO
M55342K06R 100JS
M55342K06R100JS
M55342K06R100KS
M55342K06R100KS
M55342K06R 10JOS
M55342K06R 11K0S
M55342K06R 150JS
M55342K06R15KOS
M55342K06R 180JS
M55342K06R 180KS
M55342K06R1K00S
M55342K06R 1K00S
M55342K06R1K10S
M55342K06R 1K50S
M55342K06R200KS
M55342K06R20KOS
M55342K06R20KOS
M55342K06R20KOS
M55342K06R220JS
M55342K06R22JOS
M55342K06R24KOS
M55342K06R27KOS
M55342K06R2K40S
M55342K06R30KOS
M55342K06R3_0JS
M55342K06R390KS
M55342K06R39JOS
M55342K06R3K00S
M55342K06R3K30S
M55342K06R47JOS
M55342K06R4K30S
M55342K06R51JOS
M55342K06R51K0S
M55342K06R560JS
M55342K06R5K10S
M55342K0_P_5K10S
M55342K06R68KOS
M55342K06R68KOS
M55342K06R6K20S
M55342K06R6K80S
M55342K06R750JS
M55342K06R820JS
DESCRIPTION ASSY TYPE
Chip Res, 100f2, 100mW PS S
Resistor, Chi a 100 5% Rcvr S
Chip Res, 100K_, 100mW PS S
Resistor,Chi _ 100K 5% Rcvr S
Resistor, Chi _ 10 5% Rcvr S
Chip Res, l lKf2, 100mW PS S
Resistor, Chi J 150 5% Rcvr S
Resistor,Chip 15K 5% Rcvr S
Resistor,Chip 180 5% Rcvr S
Resistor,Chi _ 180K 5% Rcvr S
Resistor, chip 1K Dcdr S
Resistor,Chip 1K 5% Rcvr S
Chip Res, 1 1Kf2, 100mW PS S
Resistor, Chip 1.5K 5% Rcvr S
Chip Res, 200Kf2, 100roW PS S
Resistor, chip 20K Dcdr S
Chip Res, 20KfL 100mW PS S
Resistor,Chi _ 20K 5% Rcvr S
Resistor,Chi p 220 5% Rcvr S
Resistor, Chip 22 5% Rcvr S
Resistor,Chip 24K 5% Rcvr S
Chip Res, 27Kf2, 100mW PS S
Resistor,Chi J 2.4K 5% Rcvr S
Resistor,Chi _ 30K 5% Rcvr S
Resistor, Chi_ 330 5% Rcvr S
Chip Res, 390K_ 100roW PS S
Chip Res, 39fl, 100mW PS S
Resistor,Chip 3K 5% Rcvr S
Resistor, Chi _ 3.3K 5% Rcvr S
Resistor, Chip 47 5% Rcvr S
Resistor, Chi _ 4.3K 5% Rcvr S
Resistor, Chip 51 5% Rcvr S
Chip Res, 51KfL 100mW PS S
Resistor, Chip 560 5% Rcvr S
Chip Res, 5.1KfL 100mW PS S
Resistor,Chip 5.1K 5% Rcvr S
Chip Res, 68KfL 100mW PS S
Resistor,Chip 68K 5% Rcvr S
Chip Res, 6.2Kf2 100mW PS S
Resistor, Chip 6.8K 5% Rcvr S
Resistor, Chip 750 5% Rcvr S
Resistor,Chip 82 5% Rcvr S
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QTY
1
109
1
1
1
1
1
1
1
1
1
Table 14. ARD Standard Parts - Continued
PART NO
M55342K06R820JS
M55342K06RXXXXS
M55342K06RXXXXS
M55342M05R4L70S
NBOH10-6PN
NBOH10-6PW
NBOH 12-10PN
NBOH14-15PN
RLR05C .... GS
RLR05C .... GS
RWR81SR470DS
DESCRIPTION ASSY TYPE
Resistor,Chip 820 5% Rcvr S
Resistor, Chip Dcdr S
Resistor,Chi 9 SOT Rcvr S
Cap, chip 4.7M Dcdr S
Connector S
Connector S
Connector S
Connector S
Res, 80-120K_, 250mW PS S
Res, 220-270Kf2, 250mW PS S
Wirewound Res, 0.47f2 PS
REMARKS
QTY
1
1
1
2
2
1
1
1
1
1
2
1
1
1
1
1
1
1
1
1
13
1
1
1
2
9
PART NO
535361
5962-88643 03 UX
635358
635359
635360
635362
635364
635366
635366
635368
635430
635431
635433
635434
635XX1
635XX2
635XX3
635XX4
8670402PX
CDR01
CDR01BX102BKUS
CDR01 BX222BKUS
CDR01BX331BJUS
CDR01 BX561BKUS
CDR04BX??????S
CDR04BX104AKUR
Table 15. ARD Non-Standard Parts
DESCRIPTION ASS Y
Xtal, 15.5904 MHz Dcdr
AT28HC256E-90UM, Dcdr
EEPROM (32K x 8)
SA604AN, IC, IF/SYS, Rcvr
Filter, SAW Rcvr
TYPE
N
N
N
REMARKS
MIL-STD-883C
Class B part.
N
Filter, CRYSTAL 21.4MHZ Rcvr
131.702 MHz CRYSTAL Rcvr
TFM-2, IC,MIXER
Inductor 1.0UH
N
N
Rcvr N
Rcvr N
Inductor 713NH Rcvr
MSA 0670, IC, RF AMPL. Rcvr
Transformer
Transformer
N
N
Rcvr N
Rcvr N
Inductor Rcvr N
Inductor Rcvr N
Transformer, CE PS N
Transformer, CE PS N
Transformer, CE PS N
Inductor, CE PS N
UC 1843A Control, IC PS N
Cap 100PF
Cap,Chip 1000PF 10%
CDR01 Cap 2200pF
CDR01 Cap 330pF
CDR01 Cap 560pF
Cap, Chip .056uF
Rcvr
Rcvr
PS
PS
PS
Dc_
N
N
N
N
N
N
Cap. 1 uF
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QTY
1
1
2
1
1
2
1
2
1
2
4
12
1
1
1
4
1
1
1
5
6
2
4
1
2
Table 15. ARD Non-Standard Parts - Continued
PART NO
CDR12????????S
CDR12????????S
CDR12????????S
CDR12BP??????S
CDR12BPOR5ACUS
CDR12BP120AJUS
CDR12BP330AFUS
CDR12BP470AFUS
CDR12BP680AFUS
CDR12BX??????S
CDR 12B X471AKUS
CDR32BX223AFUS
ISO120SG?????S
JANTXVIN4110-1
JANTXVIN4121-1
JANTXV 1N4620-1
JANTXV 1N5711
JANTXV2N6798
JANTXV4N49
JAVTXV2N2857
M15733/61-0013
M38510/11906BCA
M39014/02-1415
MG87C196KC- 16
PS D302-12LM
RTH44BS432G
RTH44BS682G
DESCRIPTION ASSY TYPE
Cap 3.9PF Rcvr N
Cap 6.8PF Rcvr N
Cap 18PF Rcvr N
Cap,Chip SOT Rcvr N
Cap,Chip 0.5PF +/-.25PF Rcvr N
Rcvr
Rcvr
Rcvr
Cap,Chip 12PF 5%
Cap,Chip 33PF 1%
Cap,Chip 47PF 1%
Cap,Chip 68PF 1%
Capacitor,Chip SOT
Cap,Chip 470PF 10%
Cap,Chip 2200PF 1%
Isolation Amp
Diode, Zener 16V
Diode, Zener 38V
Diode, Zener 3.3V
Diode,General Purpose
2N6798 MOSFET
Rcvl"
Cap, 1 uF leaded
N
N
N
N
Rcvr N
Rcvr N
Rcvl" N
Dcdr N
Dcch- N
NDcdr
Dcdr
Rcvr
PS
N
N
N
Opto Isolator Dcdr N
Transistor, NPN,RF Rcvr N
Feed-Thru Rcvr N
IC,OP-AMP Rcvr N
Dcdr N
Microcontroller Dcdr
Dcdr
Rcvr
Rcvr
Progmmable System Device
Thermistor 4.3K
Thermistor 6.8K
N
N
N
N
REMARKS
S level
Qualification in
process. 5662-
990692
MIL-STD-883C
Level B part will be
available early in
1992.
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5.11 Lightning Susceptibility
5.11.1 Introduction
The existing range safety system for the shuttle
uses grounded quarter wave transmission lines
for lightning protection. Simulated lightning
tests, performed by Lightning Technologies, Inc.
in December 1987 (Reference 1, Fisher) showed
that the existing system is tolerant to lightning
strikes. SAW devices offer several advantages
over cavity tuned input circuits but their tolerance
to lightning strikes needs to be considered. The
following discussion provides an investigation of
this tolerance by using computer modeling and
simulation.
The RF input to the present IRD consists of a
tapped inductor resonated with a capacitor. The
base lead of a field effect transistor (FET) also
attaches to the RF input. This circuit looks like a
short circuit at DC and an open circuit at fre-
quencies much greater than one gigahertz. The
circuit resonates at 416.5 MHz where it has an
input impedance of 50 ohms.
CE recommends replacing this circuitry with a
surface acoustic wave (SAW) filter for signifi-
cantly improved performance. Use of the SAW
significantly changes the off-frequency input
impedance of the ARD. The SAW looks like an
open circuit at DC and at high frequencies. It is
tuned to 416.5 MHz where it presents 50 ohms to
the input. Since most of the energy in a lightning
strike is at the lower frequencies, the difference
between a short circuit and an open circuit has a
large effect on the voltages and currents at the
ARD input. The computer simulation presented
analyzes the system voltages and currents, and
presents modifications to the circuit.
Models generated for this investigation include:
the lightning pulse, the present IRD input circuit,
the Advanced Receive'_/Decoder (ARD) SAW
input circuit, the existing Shuttle cabling system,
and the recommended Shuttle cabling system.
The models agree well where they can be com-
pared to actual circuitry. Where comparison is
not available, best estimates were made. Models
were generated using RF Designer and PSpice
application software for the Macintosh computer.
RF Designer is an RF analysis program similar to
Super Compact. It is more suited to analysis over
the frequency range of 300 kHz to 1.0 GHz for
generating models of the ARD input and the SAW
filter.
PSpice was used for transient analysis runs.
Models determined using RF Designer were
transferred to PSpice, where an AC analysis and
selected transient analyses were generated to
check the accuracy of the transfer.
5.11.2 The Lightning Pulse
(References 3, Uman, and 2, Frisoni) Lightning
will generate many different current waveforms.
The two most important ones are termed classical
and slow. In the classical case, the current will
build up to about 100 amperes and remain at this
level for 0.2 to 0.5 seconds. In addition, fast,
high current surges will occur lasting on the order
of a few milliseconds with a sharp peak lasting
from 20 to 200 microseconds. The level of these
surges can be anywhere from a few kiloamperes
to over 100 kiloamperes. The number of surges
in a single lightning strike can be large. The fast
current surge case is important because of the
magnitude and speed of the surges. High fre-
quency energy is present that could potentially
induce damaging voltages and currents in the
IRD. The study done by Lightning Technologies,
Inc. did show system limiting effects for very
high current pulses where vaporization of the
input cable limited voltages at the IRD. Lower
level pulses will not have this effect due to the
short duration of the pulse.
In the slow case, only the 100 ampere current will
flow. The slow case is important because it
emphasizes the current and power handling capa-
bilities of the IRD for long periods of time.
This study separately analyzes the high frequency
phenomena (above 1 MHz) and the low frequency
effects. Below 1 MHz, the coaxial cables and the
coupler can be ignored except for power dissipa-
tion which simplifies the circuit to a resistor
network.
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A current pulse was simulated which peaks at 0.5
microseconds and decays with a time constant of
about 350 microseconds. This pulse is consistent
with return strokes after the first stroke and gives
a worst case rise time (Reference 3, Uman).
Figure 17 is a schematic of the simulation circuit
and a plot of the resulting current pulse. The
pulse peaks at about one kiloampere and can be
scaled as desired.
Lightning Technologies, Inc. (Reference 1,
Fisher) generated the current pulse by discharging
a capacitor into the circuit. This action resulted in
a damped sinusoid with a frequency of about 62
kHz for the low level tests and 15 kHz for the
high level tests. CE modelled this with a series
RLC network. Figure 18 illustrates the schematic
and current pulse.
The high frequency energy in these pulses occurs
due to the abrupt current change at the beginning
of the discharge. The shape of the pulse after the
start of the discharge has little RF energy and can
be ignored when studying the high frequency
response of the networks. The pulse as generated
by Lightning Technologies is used in this report
for the high frequencies and can be compared to
actual measured data.
The current pulse from Reference 3 and the pulse
from Lightning Technologies have very different
wave shapes and some explanation is in order.
. The pulse from Reference 3 is what occurs
in nature and can be examined by simu-
lation.
. The pulse from Lighming Technologies is
limited by the capabilities of the test equip-
ment.
.
.
The pulse from Lighming Technologies is
used to verify the results of the simulation.
The pulse from Reference 3 will be used to
study the DC ah_'low frequency effects on
the Range Safety System and IRD.
5.11.3 Modelling the IRD
CE measured the input impedance of the IRD
using an HP 8753A network analyzer. Figure 19
illustrates this measured data. Constructing a
model for the IRD is simple due to the simple
design and low stray impedances. Figure 20
shows the schematic diagram of the model and the
calculated input impedance using RF Designer.
Inductor L2 is the lead inductance of the field
effect transistor (FET), and resistor R1 is the
input impedance of the FET.
Figure 21 contains the schematic diagram of the
model for PSpice. The circuit changes slightly
due to implementation. Figure 21 also shows the
calculated input impedance using PSpice. A
comparison of Figures 19, 20 and 21 shows good
correlation between the measured input impedance
and that calculated using the programs.
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5.11.4 Modelling the SA W Filter
The model for the SAW filter is significantly more
complicated. The measured input impedance for
the SAW filter, Figure 22, shows a more
involved process than that for the IRD. The data
on the SAW filter was automatically measured,
and RF Designer was used to plot the data. The
figure shows plots for the broadband response
(300 kHz to 1 GHz) and for the narrowband
response (412 MHz to 420 MHz). Use of RF
Designer resulted in a model which closely
matches the measured data. Figure 23 shows the
schematic for the model and the calculated input
impedance.
The two shunt resonant circuits model the narrow
band of the SAW. Components L1A and C1A
model the internal matching inductor and the open
circuit nature of the SAW. The transmission lines
act to rotate the input impedance to the proper area
of the Smith Chart. Spurious resonances occur
in the model at 64 MHz and at 700 MHz which do
not appear in the SAW data. The resonance at
700 MHz is at a sufficiently high frequency and
can be ignored. The resonance at 64 MHz is sig-
nificant in that the combination of input coax and
lightning stub resonate near this frequency (56
MHz). Care must be taken to assure that this
resonance does not affect the data. This reso-
nance has a high Q and occurs over a 2 MHz
range. As long as the resonances in the other
parts of the network do not coincide, this reso-
nance will have no effect.
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55
Next Generation IRD Study
56
_ CINCINNATI i
II Ir'TmnNICI
Next Generation IRD Study
L1A C5
100 TL1 L1 003 L4
I0000.0.0002 Rt 4S.23 330 0.00001.0.0001 330
1 8 I 0,0.1 _0OOC.0 000002 _ 0000.0.00002
3 4 5 T 6 8 g
C1A L2
1.46 4.
00oo1oool c2 _ _ _ooooooool c7#_ 20.1620.1e
0.0001.0.000001 J _ L3 J 0 0001.0.000001
I I 7393
j, j, _oooo oool
TL2
50.25
1001
--_,o
%%_" F
SAW Simvtatmfl6
Pi RNI411
er TM 01-0_ 0 SAW Simulat_olt8
"., / \ / -..._._....._/'1
-4o FREQUENCy [t,,o,_l; I _ /d_ ; FI, 41ZS ; F_,- 4_14
RFOeslgner TM 01-08-1992 0
r
II LOll
[alll
_B
-3O
10
Idh
Q Rh=411
+S_
SAW $_
-40 FRIE_I,_I4_Y (MI._; 100 I_&_IV ; F1, 1 ; F_.- 1_
#PDOOIg_or '_ 01-0|-19_2 0
_,. _-- _ ,
I.LOII
.in
Figure 23. SAW Filter Model Using RF Designer
57
Z_ _lr CINCINNATIELJEC'rRONIr'!
Next Generation IRD Study
The circuit, transferred to PSpice, behaved simi-
larly and is shown in Figure 24. These runs
verify that the models accurately reflect the mea-
sured data at least from an AC perspective. Some
transient runs were performed (not shown) using
a sine wave at 416.5 MHz to further verify the
models and fine tune the simulation. In con-
clusion, the models generated for the IRD and
SAW filter have sufficient accuracy to be used for
simulation.
5.1 1.5 Modelling the IRD Cabling System
Figure 25 shows a typical configuration of the
Range Safety system for two antennas and two
IRDs. This figure also shows the cable lengths
which will be used when modelling the overall
system. One cable, X31W415R, was removed
because the system tested by Lightning
Technologies used an input cable length of 27 to
30 inches. (Reference 1, figures 80 and 85). The
type of cable used is M17/128-RG400 which has
a DC resistance of 0.91 ohms per 100 feet. The
approximate fusing current for this cable is 130
amperes DC, based on 19 strands of 32 AWG
wire with 7 amperes fusing current each.
Figure 26 shows a representative model for the
system using RF Designer. Figure 27 shows the
system model using PSpice. Figure 26 uses the
IRD model and Figure 27 uses the SAW model.
Both RF Designer and PSpice use both models as
appropriate. The model for the hybrid coupler
uses four transmission lines of appropriate
lengths. A small length of transmission line
replaces the directional coupler. Transmission
lines were combined in the PSpice model for
simplicity due to the time and memory intensive
nature of transient modelling.
5.11.6 Simulating the System
CE first studied the System model from an AC
standpoint. The parameter used for comparison is
the input impedance of the system. Figure 28
shows the magnitude of the input impedance in
decibels for the baseline system and IRDs. This
figure presents plots from RF Designer and
PSpice. Study of the figure shows both pro-
grams generating closely similar responses. The
IRD tuned network is evident at 416 MHz. The
multiple responses are a result of the various
resonances in the cabling. The coupler passband
and lightning stubs manifest as a lack of
responses between 300 and 500 MHz where the
system is essentially 50 ohms except for the IRD
impedance.
Figure 29 shows the response of the system with
SAW filters as the frequency selective element in
the ARDs. The high Q of the SAW can be seen
from the very sharp response at 416.5 MHz.
Again the plots show close agreement between
RF Designer and PSpice.
CE began the lightning analysis by modelling the
system used by Lightning Technologies. CE
modelled the three kiloampere damped sinusoid to
verify the system simulation. Figure 30 and 31
show the response of the system measured at the
base of the field effect transistor, the same point
of measurement used by Lightning Technologies.
Figure 30 shows the coarse structure of the
response and corresponds to figure 18 of the
study (Reference 1, Fisher). The resonance at 56
MHz is evident and is the result of the input coax
and lightning stub. This response dies out in
about one microsecond and has the same magni-
tude as measured in the study. Other lower
frequency responses can be seen and are the result
of resonances of other cable lengths existing in
the system.
Duplication of the results of the Lightning
Technology study allowed increasing the magni-
tude of the current pulse to 100 kiloamperes.
Again the pulse used was the same as used in the
study. The frequency of the pulse was set to 17
kHz, the same as used by the study. Figure 32
shows the response measured at the IRD. This
response compares favorably with figure 84 of
the study. The peak magnitude is on the order of
20 to 25 volts peak to peak and the response dies
out in about one microsecond.
SAW filters replaced the IRD input circuitry after
verification of the model. This portion of the
analysis attempts to extrapolate the effects of
SAW f'flters in the presence of lighming. The ring
coupler was retained for this analysis because of
the difficulty in modelling CE's recommended
coupler on PSpice.
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First, the three kiloampere pulse was injected into
the system containing SAW filters. Figure 33
shows the result. The voltage, V(1SB), is the
voltage at the SAW device, after the matching
inductor. As expected, the voltage at the SAW is
much higher due to the fact that the SAW appears
as an open circuit to the primary system resonance
frequency of 56 MHz. The voltage peaks at 100
volts. If this were extrapolated to a current pulse
of 100 kiloamperes, the voltage would be on the
order of 3000 volts. This is sufficient to destroy
the SAW filter. The current flowing into the
SAW is small, again due to the open circuit
characteristic.
This result indicates a need to modify the system
circuitry to limit the voltage at the SAW filters.
Since the system recommended by CE includes
the coupler designed by CE and has quarter wave
stubs, these were added to the model. Also
quarter wave stubs were added at the input to the
IRD and can be incorporated into the ARD. In
addition, diodes, 1N4150, were added in parallel
across the input of the ARD. These diodes have
a reverse carrier lifetime of 5 nanoseconds and
help to limit the voltage. Figure 34 indicates the
reduction of the voltage at the SAW filter from
these improvements. The response at 56 MHz
now appears in the diode voltages and currents.
The response at 400 MHz dominates inside the
SAW filter.
The voltage labelled V(6B) is the voltage at the
input to the ARD. Comparison of V(1SB) and
V(6B) shows that the SAW filter is ringing at 400
MHz due to the pulse. There is little evidence of
ringing at the input to the ARD. The voltage,
V(6B), and diode current, I(D3B), are offset to
make analysis of the figure easier.
Figure 35 shows the result of a 100 kiloampere
pulse when SAW _ters are used. Again, V(6B)
and I(D3B) are offset. The voltage at the SAW
device is less than l_0.yolts and lasts for only a
few RF cycles. This'level is well within the peak
voltages recommended by SAW manufacturers.
Also, 100 kiloamperes is a worst case scenario,
and the great majority of lightning surges will be
less than this.
The current in the diode peaks at four amperes
lasting about five nanosecond. The diode has a
surge current rating of four amperes for one
microsecond. Therefore, the diode can handle the
short duration of this current.
Because the diode is a nonlinear device, CE tested
the configuration described above using an exist-
ing receiver for degradation in intermodulation
distortion (CS03 of MIL-STD-461) and undesired
signals (CS04 of MIL-STD-461) performance.
CE detected no change in the receiver perfor-
mance, indicating that circuits other than the
diodes control the performance of these
parameters.
5.11.7 Low Frequency Analysis
Most of the energy of a lightning pulse occurs at
frequencies below one MHz. At these frequen-
cies and for this application, the coax cables and
the coupler can be modelled essentially as if the
analysis were DC. Also, accurately modelling the
lengths of the cabling in the range safety system
limit analysis over long periods of time because
the size of the time step that can be taken is
limited. Therefore the coax in the system was
simplified to the DC resistance of the coax and the
model of the recommended coupler was reduced
to the direct path only. Only one IRD and one
antenna are needed in this simplified model.
Figure 36 shows this system. This model
includes the resistances of the coax and the con-
hectors which are added together in each branch
and modelled as a single resistor. The resistance
used for each connector is 0.003 ohms. The
resistance of each coax is dependent upon its
length. Resistor R1STUB is the model of the
existing lightning stub. Resistor R2STUB is the
model of the quarter wave stub in the coupler.
Resistor RIRD is the quarter wave stub in the
ARD. The current pulse used is that of Figure
17, shown earlier, scaled to 100 kiloamperes.
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Figures 37 and 38 show the current and voltage
waveforms at various points in the range safety
system (RSS) and are described as follows:
• I(R1RSS) - input current to RSS
• V(4L) - voltage at input to RSS
• I(R2STUB) - current flowing in stub in
coupler
• I(RIRD) - current flowing in stub in IRD
• I(D1) - current flowing in a diode in IRD
• V(IlRD) - voltage across diodes in IRD
As can be seen, the currents significantly exceed
the cable ratings and can cause damage as seen by
Lightning Technologies during their tests. In
addition, the voltage rating on the connectors is
500 volts rms. Assuming that arc over will occur
at 1000 volts, the voltages seen in the system can
easily be greater than the system can stand.
Arcing was also seen by Lightning Technologies.
Lightning Technologies experienced arcing at 25
kiloampere levels which indicates that the 1000
volt limit is representative of this system.
Since arcing occurs, the current that actually
travels down the coax is limited to a lower value
than indicated in the figures. If the maximum
input voltage is 1000 volts, then the maximum
input current is about 20 kiloamperes, the rest
being shunted by the arc. The currents in the
system are similarly reduced. The conclusion that
can be drawn here is that lightning strikes of less
than 20 kiloamperes will not arc over and all the
current of the pulse will enter the coax.
CE calculated the time required to melt the input
coax and the quarter wave stub at the coupler
using the following simplified heat capacity
model.
T(t) = Too + (q/t_0.* [1-exp(-hAt/CpV)]
where:
T(t) is the temperature at time t
q is the input power in watts
h is the transfer coefficient of copper in
W/(m^2*°C), 1.0 for this analysis
C is the heat capacity of copper in joules
per kg per °C = 380
p is the density of copper in kg per m^3
= 8954
A is the cross sectional area in m^3
V is the volume in m^3
The approximate time required to melt the stub in
the coupler (R2STUB) is 95 milliseconds, assum-
ing 1000 amperes is flowing. The approximate
time required to melt the input coax is 240
microseconds, assuming 19000 amperes is flow-
ing. Since this pulse lasts on the order of a few
milliseconds, there is a high likelihood that the
input coax will melt. This occurred in the tests by
Lightning Technologies at pulse current levels of
100 kiloamperes. Apparently enough current was
able to enter the coax for a long enough period of
time to cause melting.
When only the slow lightning pulse, consisting of
about 100 amperes for one half second occurs, a
DC analysis is appropriate. The DC current
capacity of the coax cables, using the simplified
analysis, is capable of handling 400 amperes for
one half second. The quarter wave stub in the
coupler will carry significantly less current
because of the shunting of the first stub and will
not melt for greater than 100 seconds. Therefore,
the cabling in the range safety system should be
capable of handling the slow lightning pulse.
Figure 38 shows approximately 3 amperes flow-
ing in a diode for 100 kiloamperes of input
current. Assuming arcing will limit the input cur-
rent to about 20 kiloamperes, the diode current
will be on the order of 200 milliamperes. The
diode is rated at 500 milliamperes for one second.
Since the current surge lasts for only a few
milliseconds, the diode will be able to withstand
the surge.
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5.11.8 Lightning Susceptibility
Recommendations
Surface acoustic wave filters can be used in the
IRD when the following changes are made to the
system. A quarter wave stub is necessary at the
coupler, either inside or outside the coupler. CE
will add a stub inside the IRD and place parallel
diodes across the input of the SAW. A small
matching network consisting of a series inductor
and a shunt capacitor will compensate for the
added capacitance of the diodes. The MMIC
amplifier following the SAW will see little RF
energy. The transient is short, lasting nanosec-
onds and the voltage is not able to build up at the
filter output.
5.12 Power Consumption
Standby mode power consumption for the present
IRD is 12 watts nominal, and 15 watts maximum.
The ARD, in standby mode, consumes 3.3 watts
of power nominal, and 4 watts maximum. This
difference represents a reduction in power by a
factor of 3.6 times. Table 16 summarizes the
changes and shows how the power is allocated to
the modules of the recommended design.
5.13 Mounting/Mating Connectors
Disassembly of the present IRD to separate the
receiver from the decoder requires unsoldering 30
flexprint terminals. During this study, the pack-
aging concept was changed to greatly simplify
physical isolation of and access to the basic IRD
modules.
As a result of the large overall reduction in parts
count, only three printed circuit boards are needed
for the new ARD. Using a "clamshell" approach
as shown earlier in Figure 16, New Case Design
Concept, the ReceiveLcan be separated from the
decoder very easily by'_emoving the connecting
bolts and unsoldering 5 flexprint terminals.
Access to the decoder/command output and power
supply boards is immediate and access to the
receiver board requires only removal of a shield
cover.
5.14 Software
The architecture of the 87C196KC is similar to
that of the SBP9989. Both devices do
register-to-register operations and do not have an
accumulator. Because of the similarity, the soft-
ware structure for the ARD will be essentially the
same as that for its predecessor. The present
software will be translated to 87C196KC code
with additions and modifications as required for
implementation of the new features.
5.14.1 Instruction Execution Times
The 87C196KC operates at a higher clock fre-
quency and has an average instruction execution
time that is less than the SBP9989. A comparison
of operating times is shown in Table 17.
Taking into account the instruction length and
cycle times the 87C196KC device is five times
faster than the SBP9989 as used in the present
IRD. The Average instruction length figures were
determined by the coding of three selected
routines used as bench marks. The Relative
Speed is adjusted to 3/1 to allow for benchmark to
actual code variations.
5.14.2 Data Sample Storage
The storage of data samples taken by the A/D
Converter in the present IRD is accomplished by
Direct Memory Access (DMA) implemented by
peripheral hardware that temporarily stops the
CPU operation and writes A/D data to RAM. The
timing overhead for this process is 10%.
The 87C196KC has the capability of providing
DMA-like data transfers from the A/D converter to
RAM using the Peripheral Transfer Server (PTS)
function which is performed without external
hardware and without CPU intervention. The
timing overhead for this function is 13%.
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Table 16. Power Consumption Comparision
Parameter
Standby Power
Present
Design
15 watts max.
12 watts nom.
Recommended
Design
4 watts max.
3.3 watts nom.
Command Mode Power 20 watts 11 watts
Module
0.8 wattsRF/IF
Decoder 1.7 watts
Power Supply
Efficiency
Power
75%, minimum
0.8 watts
Table 17. SB9989 and 87C196KC Timing Comparison
Parameter SBP9989 87C 196KC
Clock Frequency
Cycle Time
Avera[e Instruction Length
Relative Instruction Speed Per Benchmark
Relative Instruction Speed Adjusted
2.9568 MHz
338 ns
13 cycles
1
15.5904 MHz
128 ns
6 cycles
5
6.0 COMBINING OTHER FUNCTIONS
In the present Range Safety System, command
outputs from the IRD are routed through a
Distributor and a Safe and Arm (S&A) Device to
the NASA Standard Detonator. Each of these
equipments is housed in a separate "black box".
The largest of these boxes is the Distributor that
performs the following functions:
• Command Cross-strapping.
• Battery Power Re-'gulation.
• Safe and Arm Device Control.
• Pyrotechnic Initiation.
• Provides RSS Telemetry Signals.
• Electro-Explosive Device (EED) Test and
Telemetry.
Advances in technology have made possible a
considerable reduction in Receiver/Decoder size
with the new ARD design. In addition, the pre-
sent Distributor functions can be incorporated into
the new design to provide an Enhanced
Receiver/Decoder (ERD). The implementation of
this ERD is discussed in the subsequent para-
graphs of this section.
6.1 Embedded Hybrid Coupler
A method for eliminating the external directional
coupler and hybrid coupler in the existing Range
Safety antenna system has been investigated.
The following changes are required:
• Embed one half of the hybrid coupler in
each Receiver/Decoder.
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Employ one step crypto encoding in the
Receiver/Decoder which eliminates the need
for closed loop testing and makes the direc-
tional coupler unnecessary.
Implementation of these changes is described in
the remainder of this paragraph.
A block diagram of the existing antenna system
used in the Shuttle Range Safety System is shown
in Figure 39. Two antennas feed a hybrid coupler
which then feeds two IRDs. Additionally, a
directional coupler is inserted between antenna 2
and the hybrid coupler. This directional coupler
allows an RF input from a test set to be fed into
the hybrid coupler during closed loop testing.
A block diagram of the embedded antenna system
for the Shuttle Range Safety System is shown in
Figure 40. The hybrid coupler can be imple-
mented within each Receiver/Decoder (RID). In
the embedded system, one antenna feeds one R/D
directly and each R/D provides a coupled output
from its antenna to the other R/D. In the system
used on the external tank where only one IRD is
present, both antennas feed the same R/D.
The directional coupler is eliminated by using a
method called "one-step crypto". Using the one-
step crypto system, open loop testing can be per-
formed without compromising security. Thus,
open loop testing eliminates the need for the exist-
ing closed loop testing. One-step crypto is
described in Section 7.0.
Initial analyses indicate that the hybrid coupler can
be implemented within each IRD, as mentioned
above, without sacrificing reliability or perfor-
mance.
Current operational procedure for the high alpha-
bet system is to use unclassified test codes for
pre-flight testing. After loading secure flight
codes (a short time before launch) the system is
tested with very low RF power using a shield
over the vehicle antenna or a directional coupler to
avoid detectable radiation outside the secure zone.
RF radiation could also be avoided by using an
umbilical input direct to an isolated baseband
input on the FTR.
During technical interchange discussions with
MSFC, it was learned that the umbilical input is
also used to verify IRD sensitivity. If the umbili-
cal is eliminated, finding another way to get
sensitivity data is necessary.
IRD A
Antenna 1
Antenna 2
Closed loop RF Input
From Test Set
Directional
Coupler
Hybrid
Coupler
+
IRD B
Figure 39. Existing Antenna System for Shuttle Flight Termination System
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Antenna 1
Antenna 2
IRD A
IRD B
Figure 40. Proposed Antenna System for Shuttle Flight Termination System
6.2 Embedded Distributor Functions
The Distributor of the current range safety system
handles a variety of functions which are listed
below:
Isolation and interconnection for cross-
strapped "Arm" and "Fire" commands
between the SRBs and to the ET.
• Regulation and control of power to the
RSS.
• Control of the Safe and Arm (S&A) Device
in response to Orbiter or LPS commands.
Pyrotechnic Initiation by High Alphabet
Arm-Fire Commands and inhibit for
prelaunch operations.
Provide RSS status to Telemetry and Arm
status to crew.
• Measure Electro Explosive Device and send
result to Telemetry.
Each of the above ftmL'_tions can be incorporated
into the Enhanced Receiver/Decoder (ERD)
design. Additionally, the ISDS function, as dis-
cussed in section 6.5, can be added. Adding
these functions to the ERD design requires the
addition of connectors and circuitry to the
Advanced Receiver/Decoder (ARD) described in
section 4.0. This addition increases the overall
size and weight of the new design presented in
Section 4.0.
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6.2.1 Embedded Cross Strapping
The present Solid Rocket Booster and External
Tank Range Safety Systems each consist of dis-
tribution and control circuitry which is external to
the IRD. The Shuttle Range Safety System
consists of the three subsystems listed below:
• Left Solid Rocket Booster Range Safety
Subsystem (L SRB RSS)
• Right Solid Rocket Booster Range Safety
Subsystem (R SRB RSS)
• External Tank Range Safety Subsystem (ET
RSS)
Each of these subsystems includes an A and B
System. Command pulses are cross strapped
between the L SRB RSS, R SRB RSS and the ET
RSS. The control distributor provides isolation
and routing for the cross strapped Arm and Fire
signals to/from the other SRB and to the ET from
each SRB. The current Arm and Fire signals
from the IRD have a pulse duration of approxi-
mately 45 mSec. The A and B systems on the
SRBs each receive only one cross strapped input
and provide 2 cross strapped outputs. The A and
B systems on the ET each receive two cross
strapped inputs and provide no cross strapped
outputs.
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An improved technique is discussed in the
remainder of this paragraph. This technique is
based on the use of an Enhanced
Receiver/Decoder (ERD) capable of performing
the distribution and control functions as discussed
in paragraph 6.2. For this approach a serial data
link between systems is used. The ERD micro-
controller of one system transmits/receives a serial
word that is received/transmitted by the microcon-
troller of another system. A unique serial data
word is used for each command. The use of a
unique serial word reduces the probability of
random EMI triggering a system. The serial word
is transmitted and processed within 45 msec to
maintain timing compatibility with the current
system.
Each system is capable of providing 2 separate
serial outputs for the purpose of cross strapping.
In addition, each system is capable of receiving 2
separate serial inputs for the purpose of cross
strapping. Two serial inputs are provided on both
the A and B systems of the SRB and two serial
outputs are provided on both the A and B systems
of the ET. Signal cross strapping is shown in
Figure 41. A summary of the cross strapping
functions is presented below.
The Left SRB system A is capable of
transmitting to the ET system A and to the
Right SRB system B. The Left SRB
system A is capable of receiving from the
Right SRB system B.
Th¢ L¢fl SRB system B is capable of
transmitting to the ET system B and to the
Right SRB system A. The Left SRB sys-
tem B is capable of receiving from the Right
SRB system A.
The ET system A is capable of receiving
from the Left SRB system A and from the
Right SRB system B.
The ET _y_terfi'B-is capable of receiving
from the Left SRB system B and from the
Right SRB system A.
• The Right SRB system B is capable of
transmitting to the ET system A and to the
Left SRB system A. The Right SRB sys-
tem B is capable of receiving from the Left
SRB system A.
The Right SRB System A is capable of
transmitting to the ET system B and to the
Left SRB system B. The Right SRB sys-
tem A is capable of receiving from the Left
SRB system B.
6.2.2 Regulation and Control of Power
The ERD design operates over a broad range of
input supply voltages. The regulation circuitry
accepts the battery input and regulates the battery
voltage as necessary. Figure 42 illustrates power
distribution for this design.
Two analog signals are provided to monitor the
voltage and current of the battery. The current
monitor is the voltage across a current shunt
between the negative terminal on the battery and a
common return bus on the power supply. This
shunt is implemented on a 2 oz. copper strip
located on an internal layer of the power supply
PWB. The shunt has a resistance of a few
milliohms which provides an output voltage
between 0 and 50 mV over the range of 0 to
Imax. The voltage monitor is obtained from the
battery voltage bus.
The RSS "Power On" and "Power Off"
Commands control the application of power to the
ERD via a normally open switch. Application of
the "Power On" signal closes the switch.
Application of the "Power Off" signal opens the
switch, regardless of the status of the "Power On"
signal. Isolation of the control inputs is accom-
plished using optocouplers. Figure 43 shows
control of the power latch.
Control signals from either the 5 V configuration
or the 28 V configuration are acceptable. Two
input pins exist for each drive input. One input
pin is used for the drive inputs in the 5 V config-
uration and the other input pin is used for the
drive inputs in the 28 V configuration.
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6.2.3 S&A Device Control
Control of the Safe and Arm Device can be
accomplished within the ERD. Figure 44 illus-
trates the design approach. The RSS S&A
control signals for Safing and Arming the S&A
Device are isolated from the switches using an
optoisolator. Control signals from either the 5 V
configuration or the 28 V configuration are
acceptable. Two input pins axe provided for each
drive input. One pin is for 5 V drive and the other
for 28 V drive.
The switches are similar to the command output
circuitry currently used in Cincinnati Electronics
range safety receivers. These switches are nor-
mally open and can provide 3 amp continuous
current with minimum voltage drop upon activa-
tion. Note that unswitched +28 VDC is the signal
applied to the S&A Device via the S&A switches.
This connection allows Safing and Arming to be
accomplished regar_ess of the state of the power
latch.
6.2.4 Pyrotechnic Initiation and Pre-
launch Pyrotechnic Inhibit
Pyrotechnic initiation can be accomplished with
circuitry contained within the ERD. Figure 45 is
a block diagram of the Fire circuitry.
Unswitched +28 VDC is applied to the Arm latch.
Once the Arm latch has been activated, the Fire 1
latch can then be activated. With the Arm and
Fire 1 latches both activated, Pyrotechnic
Initiation occurs with the activation of the Fire 2
latch. The RSS Inhibit/Reset signal can inhibit
activation of Arm, Fire 1, and Fire 2 latches.
Additionally, the RSS Inhibit/Reset signal can
reset the Arm, Fire 1, and Fire 2 latches once
they are set.
Drive signals for the command latches are pro-
vided by the decoder. These signals are redun-
dant. Decoder logic is provided to ensure that the
Fire 1 latch is not set before the Arm latch is set.
Logic is also provided to prevent setting the Fire 2
latch before the Fire 1 latch. This logic is
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Figure 45. Pyrotechnic Initiation Circuit
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implemented in both hardware and software on
the decoder.
Redundancy circuitry is used to check each of the
three output latches, Arm, Fire 1, and Fire 2.
Figure 46 illustrates the redundancy check
circuitry. Two Redundancy Flags provide latch
status to the decoder. These Redundancy Flags
+28VDC Unswitched
ARM
I
FIRE 1
LLL
+28 VDC
Switched
VB1
VB2
FIRE2
_.. Pyro
Output
are checked during unit self test to ensure that
none of the latches are shorted. Table 18 shows
the flag status for various output switch
conditions. The flags are active low level. A
shorted Arm latch activates Redundancy Flag #1,
a shorted Fire 2 latch activates Redundancy Flag
#2, and a shorted Fire 1 latch activates both
Redundancy Flags as shown in the table.
V1
V2
Redundancy
Flag #1
V3
V4
Redundancy
Flag #2
Figure 46. Redundancy Check Circuitry
SHORTED
SWITCH
Table 18. Redundancy Circuit Operation
VB1 VB2 RED
STATUS STATUS FLAG #1
RED
FLAG #2
NONE V 1>VB l>V2 V3>VB2>V4 1 1
ARM VI<VBI>V2 V3>VB2>V4 0 1
FIRE 1 VI<VBI<V2 V3<VB2>V4 0 0
FIRE 2 VI>VB l>V2 V3>VB2<V4 1 0
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6.2.5 RSS Status Telemetry
The ERD provides the status of the RSS to
telemetry. The S&A status signals are routed
through the ERD from the S&A Device. All other
status signals are generated within the ERD. The
following describes RSS status signals that are
available to telemetry.
S&A Device Telemetry
The following signals are provided:
A +5 VDC signal from the MDM is routed
to the S&A Device via the ERD. This signal
is switched by the S&A Device to provided
the S&A status signals (ARMED and
SAFED).
A S&A Device ARMED and SAFED signal
status signals from the S&A Device which
are routed through the ERD to the MDM.
ISDS Telemetry_
The following signals discussed in paragraph 6.5.
are provided:
• Status for breakwires BW la, BW 2a, BW
lb, and BW 2b.
• ISDS Safe/Arm Telemetry output to indicate
the status of the ISDS system.
ERD Telemetry_
The following signals described in Section 4.0 are
provided:
• Pilot tone Telemetry.
• Precision Signal Strength Telemetry.
Pyrotechnic Initiation Telemetry
The following Pyrotechnic Initiation Telemetry
signal are provided:
Arm Telemetry output to indicate that the
Arm Command has been received and that
the Arm latch has been set.
• Fire Telemetry output to indicate that the
Fire Command has been received and that
the Fire latches have been set. A separate
Fire Telemetry output for each of the Fire
latches can be provided if preferred.
Inhibit/Reset Telemetry output to indicate
that the Inhibit/Reset signal is present.
Redundancy flag signals can be provided.
Finally, a separate output is made available
as an indication to the crew that the Arm
latch has been set.
6.2.6 Electro-Explosive Device (EED)
Test and Telemetry
An Electro-Explosive Device (EED) Monitor
circuit provides an indication of the resistance
across the Fire output. The EED Monitor circuit
provides a voltage proportional to the resistance
across the Fire output. This proportional voltage
is conditioned to provide a specific voltage for a 1
ohm load. Activation of a self test command
causes a current source to supply 15 mA into the
Fire output for approximately 5 seconds,
generating the telemetry voltage. An isolation
amplifier isolates the EED telemetry output from
the Fire return. The maximum voltage across the
Fire output during the test is limited to less than I
Vdc. The failure of any single component will
not cause more than 1 volt across the Fire output
or more than 40 mA to flow through the Fire
output. Figure 47 is a block diagram of the EED
Monitor.
6.3 Inadvertent Separation Destruct
System (ISDS)
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6.3.1 Introduction
The purpose of ISDS is to generate an automatic
Arm-Fire (Destruct) command signal sequence in
the event of an inadvertent vehicle separation
during the first 70 seconds of flight. During this
time interval, operator response time is critical and
an automatic initiation is effective. Because the
flight is manned, ISDS may not be desirable.
This option is discussed to show the
implementation capability provided by the
recommended ERD design. The technique
described is used in present Receiver Designs.
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Figure 47. EED Monitor
6.3.2 General Description
The ISDS circuit is enabled by an ISDS Arm
signal and disabled by an ISDS Safe signal.
These control signals are supplied to the ERD.
ISDS operation is accomplished by monitoring
two redundant pair wire loops. An Arm-Fire
command sequence is generated only if both of
the following conditions axe met:
• An open circuit (wire break) occurs in at
least one loop of each redundant pair.
• The break duration is greater than 40
milliseconds.
The Break Detect Logic of the ISDS function is
implemented in an Erasable Programmable Logic
Device (EPLD) which is shown in Figure 48.
The ERD microcontroller monitors signals from
the EPLD and generates an Arm-Fire command
sequence when break criteria is met.
Two ISDS breakwire connectors are provided
with two breakwires per connector for a total of 4
breakwires. The ISDS connectors axe J6 and J7
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in Figure 48. The ISDS Safe signals and ISDS
Arm signals enter the ERD on a third connector J8
not shown in the figure.
6.3.2.1 ISDS Initiation
If ISDS operation has been previously ARMED,
the ISDS sequence is initiated after at least one
breakwire from J6 and at least one breakwire
from J7 are simultaneously opened for a period of
40 milliseconds or greater. ISDS initiation will
not occur for breakwire discontinuities of 20
milliseconds or less. Initiation may or may not
occur for breakwire discontinuities between 20
and 40 milliseconds.
6.3.2.2 ISDS Breakwires
A breakwire is considered closed if its loop resis-
tance is less than or equal to 1 Kohm. A
breakwire is considered open if its loop resistance
is greater than or equal to 100 Kohms. A break-
wire may be considered open or closed if its
resistance is between 1 Kohm and 100 Kohms.
Next Generation IRD Study
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Figure 48. Break Detect Logic EPLD
Four ISDS loop telemetry monitors (one for each
breakwire) are provided. The ISDS Ioop
telemetry is high whenever the ISDS system
senses a closed breakwire. The ISDS loop
telemetry is low whenever the ISDS system
senses an open.
Vdc will not damage the unit nor will it prevent
the unit from achieving any requirement other
than those associated with the ISDS function.
Connecting a breakwire to ground (when 28V
return, chassis return, and telemetry return are
shorted to this same ground) will make that
breakwire look like it is open.
6.3.2.3 ISDS Loop Interrogation
The loop driving voltage is derived from the 5
volt source which is isolated from chassis and 28
Volt return but is common with the telemetry
signals. Connecting all pins of J6 and J7 to +28
6.3.2.4 ISDS Safe and Arm
The ISDS Safe and Arm signals that control TSDS
operation are each monitored by two input lines of
the ERD microcontroller.
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ISDS operation is enabled by the ERD microcon-
troller when the proper voltage is applied across
the ISDS Arm input for no less than 1 second.
This signal is monitored by two ERD input lines.
The ISDS function is deactivated when the proper
voltage is applied across either of two ISDS Safe
inputs provided for no less than 1 second. The
ISDS function defaults to Safe when power is
first applied to the unit. The ISDS function can-
not be armed unless all four breakwires are
closed. An ISDS Safe/Arm telemetry signal is
provided by the microcomputer. This signal is
high whenever the ISDS function is in the
ARMED state.
6.3.2.5 ISDS Fault Tolerance
A failure of any single component will not result
in an inadvertent output.
6.3.3 Detailed Description
Four continuity loops (breakwires) enter through
connectors J6 and JT. Each breakwire has a drive
signal and a sense signal. With the breakwires
installed, the breakwire drive signal pulls the cor-
responding breakwire sense signal to a high or
logic 1 state. If the breakwire is not installed, or
if a breakwire is broken, the breakwire drive
signal cannot drive the corresponding breakwire
sense signal. If the drive signal cannot drive the
sense signal then the sense signal will be pulled to
a low or logic 0 state.
Two EPLD's provide the Break Detect Logic
(Figure 48, shown previously) that monitors the
status of the breakwire signals and provides
breakwire status information for the micro-
controller. Status information is provided in
Table 19.
The two EPLDs provide the same information to
the microprocessor in order to accomplish redun-
dancy. The following is a description of each bit
in the ISDS status message. This status message
is read by the microprocessor once every
millisecond:
BREAKWIRE STATUS bits provide a
snapshot of the corresponding breakwire
status. If a breakwire is broken, the corre-
sponding status bit will be a logic 1. If a
wire is not broken the corresponding status
bit will be a logic 0.
The BREAKWlRES REMAKE bit contin-
ually monitors the breakwire status bit
between status reads. If the breakwire is
chattering (making and breaking) between
status reads, then the BREAKWIRE
REMAKE bit will capture the transition.
The microcontroller reads the status of the ISDS
EPLDs using alternating read selects. This
approach is necessary to clear the flip-flops that
are used to record the BREAKWlRES REMAKE
bit. While reading (and thus clearing) one set of
flip-flops, the other set is still active and able to
detect breakwire chattering.
Table 19. Breakwire Status Bit Assignment
INPUT
BIT SIGNAL NAME DATA DESCRIPTION
Bit 0 BWA-1 Status of Breakwires A ISDS EPLD #1
Bit 1.... BWB-1 Status of Breakwires B ISDS EPLD #1
Bit 2 BW CHANGE- 1 Breakwires remake ISDS EPLD #1
Bit 4 BWA-2 Status of Breakwires A ISDS EPLD #2
Bit 5 BWB-2 Status of Breakwires B ISDS EPLD #2
Bit 6 BW CHANGE-2 Breakwires remake ISDS EPLD #2
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The ISDS status is read approximately once every
millisecond. If the STATUS OF BREAKWIRES
bits are a logic 1 for 40 consecutive samples in
both EPLDs without the BREAKWIRES
REMAKE bit being a logic 1, then the ISDS out-
put sequence will be initiated provided the ISDS
function is ARMED.
Each ISDS EPLD provides an ISDS_EN output
which is fed to the command output devices. If at
least one breakwire from each connector is broken
then this signal will be a logic 1. If none (or only
one) of the breakwires are (is) broken, then this
signal will be a logic 0. The ISDS_EN must be a
logic 1 to allow the hardware to accept an Arm
command via ISDS. The Arm command initiated
via ISDS is different internally than the Arm
command initiated via the decoding of a high-
alphabet Arm command. The Arm command
initiated via the decoding of a high-alphabet Arm
command does not depend on the ISDS_EN
signal.
6.4 ERD Packaging Concept
Implementation of the Distributor functions in the
Enhanced Receiver/Decoder does not increase the
Receiver/Decoder package size a great deal.
Many of the required functions are performed by
software and the added peripheral circuits consists
primarily of isolation, interface, and driver cir-
cuits. The package described in this section is
one used in a current CE product. The following
discussion shows how this same package can be
used for the ERD.
The ERD package consists of 3 main mechanical
components; chassis, bottom plate and top plate.
The chassis has a groove in the top and the
bottom that houses an environmenta!/EMI gasket.
All of the connectors have an environmental/EMI
gasket as well. This chassis contains 4 mounting
holes. Figures 49 t h_'u_5 illustrate the mechani-
cal design.
The ERD contains four multilayer printed wiring
board (PWB) assemblies; the RF/IF, Power
Supply, Decoder, and I/O. The boards contain
both leaded and surface mount components.
Power devices are mounted directly to the chassis
to create a low thermal path.
The Power Supply PWB is mounted in an
enclosed cavity with a sheet metal cover to protect
the unit from stray radiation. Most of the assem-
bly interconnections are accomplished with
flexprints. Conventional wiring is used for high
current signals.
6.5 Combining Other Functions Summary
Assuming the directional coupler is still a
requirement, the Hybrid Coupler and Directional
Coupler can be combined into a single assembly.
A single RF combiner (CE P/N 635179) can be
used in place of the Hybrid Coupler and
Directional Coupler. Table 20 compares parame-
ters of the existing Hybrid Coupler/Directional
Coupler with those of the RF Combiner. The RF
combiner is a single assembly designed to provide
the same function (directional coupler, hybrid
coupler, and 50 ohm termination) as the two
components used in the existing system.
As a result of combining "other functions" within
the IRD, the existing Distributor and Pyrotechnic
Initiation Controller (PIC) can be eliminated from
the Range Safety System. The distributor func-
tions can be handled by the ERD. Fire initiation
is accomplished with a high current output from
the ERD. Also, an Inadvertent Separation
Destruct System can be implemented if desired.
A block diagram of a new system combining
other functions is shown in Figure 56. The block
diagram represents only one of the three systems
used on the Shuttle. Each of the three systems
contains two antennas, a single RF Combiner,
two ERDs, two batteries, a single Safe and Arm
Device, and two NASA Standard Detonators.
The Confined Detonating Fuse Assemblies,
Confined Detonating Fuse Manifold, and Destruct
Assembly are not shown on the block diagram for
convenience.
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Figure 51. Top View - Case Cover and Power Supply Cover Removed
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Creel-Strapping Signals
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Figure 56. ERD - RSS Block Diagram
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Table 20.
Assemblies
Dimensions
Volume (Total)
Weight (Total)
Existin_ System
Hybrid Coupler
Directional Coupler
6.5" x 11.00" x 1.3"
2.88" x 9.5" x 2.3"
Existing System Vs. RF Combiner System
New System Combining
Other Functions
RF Combiner
92.95 = 62.93 = 155.88 in3
2.0 + 1.28 = 3.28 lbs.
6.75" x 6.25" x 1.25"
52.73 in 3
3.75 lbs.
As discussed in preceding paragraphs of this
section the ERD can be used in place of the
Distributor and the IRD. Tables 21 and 22 com-
pare parameters of the existing IRD/Distributor
with those of the ERD. The ERD is a single
assembly designed to provide the same functions
as those provided by the the IRD and Distributor
in the existing system. Figure 57 is an ERD
interface diagram.
Using the ERD and the RF Combiner in the RSS
will provide a savings in terms of the number of
different assemblies, the total number of assem-
blies, volume and weight. The number of unique
assemblies decreases from 5 to 2. The total num-
ber of assemblies is reduced from 14 to 9. The
volume decreases by 3027 cubic inches. The
weight is reduced by 76.5 pounds. The reduction
of assemblies, volume and weight shown in Table
23 parallels the reductions realized in the ARD.
Assemblies
Dimensions
Volume (Total)
Weight (Total)
Table 21.
Existin_g System
Distributor (1)
IRD (1) ET
ET Distributor
12.85" x 6.06" x 9.06"
IRD
4.0" x 7.41" x 4.52"
706 + 134 = 840 in 3
21 + 5.5 = 26.5 lbs.
External Tank Comparison
New System Combining
Other Functions
ERD (2)
ERD
7.55" x 7.05" x 3.025"
161 + 161 = 322 in 3
6.75 + 6.75 = 13.5 lbs.
Table 22. SRB Comparison
Assemblies
Dimensions
Volume (Total)
Weight (Total)
Existin[ System
Distributor (1)
IRD (2)
SRB Distributor
18.09" x 6.97" x 9.15"
IRD
4.0" x 7.41" x 4.52"
1154 + 134 + 134 = 1422 in 3
35 + 5.5 + 5.5 = 46 lbs.
New System Combining
Other Functions
ERD (2)
ERD
7.55" x 7.05" x 3.025"
161 + 161 = 322 in 3
6.75 + 6.75 = 13.5 Ibs.
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Figure 57. ERD Interface Diagram
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Table 23.
Assemblies
Dimensions
Volume (Total)
Weight (Total)
Existin_ S),stem
5 Unique Assemblies
14 Total Assemblies
ET Distributor (1)
SRB Distributor (2)
IRD (5)
Directional Coupler (3)
Hybrid Coupler (3)
SRB Distributor
18.09" x 6.97" x 9.15"
ET Distributor
12.85" x 6.06" x 9.06"
IRD
4.0" x 7.41" x 4.52"
Hybrid Coupler
6.5" x 11.00" x 1.3"
Directional Coupler
2.88" x 9.5" x 2.3"
840 + 1422 + 1422 + 156 +
156 + 156 = 4152 in 3
26.5 + 46 + 46 + 3.28 +
3.28 + 3.28 = 128.34 lbs.
Overall RSS Comparison
New System Combining
Other Functions
2 Unique Assemblies
9 Total Assemblies
ERD (6)
RF Combiner (3)
ERD
7.55" x 7.05" x 3.025"
RF Combiner
6.75" x 6.25" x 1.25"
322 + 322 + 322 + 53 +
53 + 53 = 1125 in 3
13.5 + 13.5 + 13.5 +
+3.75 + 3.75 + 3.75
= 51.75 lbs.
7.0 ONE-STEP CRYPTO SYSTEM
An alternate technique called "one-step crypto" is
recommended by Cincinnati Electronics. This
technique provides the same benefits as an
Encryption/Authentication system. These benefits
include simplified ground checkout of the secure
codes without concern for compromising security
by transmitter radiation. By loading a
"difference" code at the same time the secure
codes are loaded for a specific mission, the secure
codes are made to look like normal unclassified
test codes but are fully exercised in the Flight
Termination Receiver-_FTR). In the FTR, the
difference code is added to the secure code to
make the FTR respond to the normal test codes.
Switching to the secure codes is accomplished by
transmitting a "switch-to-secure" command which
is another unclassified test code that is transmitted
only following load of the secure codes in the
ground encoder. The switch-over causes the
"difference" codes to be zeroed, requixing trans-
mission of the secure codes to activate
commands. Additional transmission of the
"switch-to-secure" command causes the system to
verify the switch-over action (zeroing of the
"difference" codes) by transmitting a code over
the normal pilot tone detection channel prior to
vehicle launch. Once switch over is activated, the
only way to return to unclassified test code opera-
tion is to reload test codes in the FTR and ground
encoder. This technique is equivalent in this
application to the Encryption/Authentication
system except only one command synchronization
(called vehicle command count or VCC) change is
used. Since the VCC switch is verified prior to
launch, command count synchronization prob-
lems are avoided. Note that once an Arm, Fire,
or Other command is transmitted, security of that
command is no longer important.
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The advantage of the "one-step crypto" technique
is that proper VCC synchronization can be
verified prior to launch. Also, expensive crypto
chips including their attendant size, weight and
power requirements are not required in either the
FTR or ground equipment. In addition, there is
no reason to assign a security classification to the
FTR.
The one-step crypto system will be described by
first explaining key aspects of the current high
alphabet system and then showing how minimal
modification can provide benefits similar to the
crypto system.
A system block diagram is shown in Figure 58.
In the current system, high alphabet characters are
FM modulated on the uplink carrier and detected
in the launch vehicle FTR. The detection process
uses A/D sampling of the receiver output followed
by Fast Fourier Transform signal processing to
determine each tone-pair character transmitted on
the uplink. Following detection of an entire
message, the uplink character sequence received
is compared to character patterns stored in mem-
ory to determine whether a match exists. If no
match is found, the command is ignored. If a
match is found, the command matched is
executed.
Tone pair characters are identified digitally by
using one byte. The second least significant bit
represents tone 1, the third least significant bit
represents tone 2, etc to the most significant bit
which represents tone 7. Each character therefore
has two and only two "ones" and the least signifi-
cant bit is always zero. Storage of an eleven
character command requires eleven bytes plus
additional bytes to store the command ID (such as
Arm or Fire), fill bytes, and cyclic check code
information used for verification of the initial code
load process. Table 24 shows the stored com-
mand format.
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Figure 58. High Alphabet FTR
R
E
D
U
N
D
A
N
T
S
W
I
T
C
H
E
S
ARM
FIRE
ETC.
PRECISION
SSTLM
98
CINCINNATI!
IELECTRCINIr"li
Next Generation IRD Study
BYTE.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
00000000
Message Char, #1
Message Char, #2
Message Char, #3
Message Char, #4
Message Char, #5
Message Char, #6
Message Char, #7
Message Char, #8
Message Char, #9
Message Char, #10
Message Char, # 11
Commandldentifer
00000000
00000000
CycgcCheckCode
Table 24.
Preamble
>
>
>
>
>
>-->
>
>
>
>
>
Command Format
I MSG.FORMAT I lT61T'lT41 l lTli°I
ARM 0 1 1 0 1 0 0 1
FIRE 1 0 1 0 0 1 0 1
SPARE #1 0 1 0 1 1 0 1 0
SPARE #2 1 0 0 1 0 1 1 0
SPARE #3 1 1 0 0 0 0 1 1
For single step crypto, eleven additional bytes are
loaded into code memory (using a KYK-13 fill
device) along with each secure command code.
Prior to comparison for identifying uplink com-
mands, each of these bytes is added to its
companion message character byte (see Table 25).
This changes the code required for uplink match
to any other code desired, such as a normal test
code. To switch to the secure code, a command
is transmitted that causes erasure (zeroing) of the
added bytes. Additional transmissions of this
command causes verification of the zeroing action
to be signaled on the pilot tone output.
Transformation of a secure code to a test code
allows radiated transmission for testing.
Switching to the secure code is verified prior to
launch.
With the "differenc'e"-codes cleared, no code
translation takes place. Since operation of the
FTR does not change in any way, addition of the
zeroed difference codes yields the original secure
codes that are now required for command execu-
tion.
Implementation of the One-Step Crypto does not
significantly affect the Decoder hardware configu-
ration. Minor software changes are needed.
Similar changes are required in the Ground
Encoder hardware.
8.0 ORDNANCE INITIATION SYSTEMS
Two types of ordnance initiation systems are
addressed in this study, Laser Initiation Systems
and Bridge Wire Systems. These systems are
discussed in the subsequent paragraphs.
8.1 Laser Initiated Systems
These systems use laser light to ignite the initiator
at the ordnance. Energy from a laser light source
is passed through fiber optic cable via a dis-
tributor to the initiator. An Arm/Safe device
capable of interrupting the light to Safe the system
is included in the path.
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Table 25. Command Format For One-Step Crypto (Example)
BYTE
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
SPARE lcode
00000000
01000100
00010010
00101000
01000010
10000100
10000010
01001000
10010000
11000000
00110000
01010000
01011010
00000000
00000000
CycficCheckCode
"Difference" code
01000000
01110110
11110000
00011110
10000010
10001010
11011100
10110100
11000010
11101000
11011000
SPARE 1 code
switched to SPARE 2
10000100
10001000
00011000
01100000
00000110
00001100
00100100
01000100
10000010
00011000
00101000
8.1.1 Laser Light Sources
Two sources axe presently used to generate laser
light; the solid state laser rod and the laser diode.
These sources are used to provide three types of
laser systems which are presently under develop-
ment.
• Pyro Zirconium Pump (PZP)/solid state
laser rod.
• Reusable Flashlamp/solid state laser rod.
• Laser Diode.
The Pyro Zirconium Pump (PZP) system uses a
solid state laser rod that is pumped by a non-
reusable PZP. The PZP is a type of flashbulb that
is flashed to promote lasing. The device is fired
by a low voltage (28 V.) from a simple trigger cir-
cuit. A physical safir_g device is required between
the laser source and the initiator. Output energy
from the laser rod is around 4 joules depending
on the number of PZP's used. The initiator's all
fire level can be as low as 10 millijoules. Since
the output energy is so high, beam splitters can be
used to guide the output of one laser rod to
multiple initiators.
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The Reusable Flashlamp system uses a Xenon
flash lamp to provide the energy required to pro-
mote lasing. Flashlamps require a high voltage
(1000V) to fire and a complicated trigger circuit to
fire efficiently. Output energy is approximately
100 - 200 millijoules.
The Laser Diode is also reusable and has an out-
put energy of 10 - 100 millijoules. This device is
sensitive to temperature variations. Laser diodes
require low voltage to fire and a complicated
trigger circuit to fire efficiently.
8.1.2 Distributor Systems
Distributors are used to route the laser output to
the desired initiator. Two types of Distributor
systems are presently used.
• Stepper Motor Distributor
• Acousto-optic Distributor.
The Stepper Motor Distributor is an electro-
mechanical device used to align the laser output to
a particular fiber optic. The Acousto-optic
Distributor uses an RF signal to create a standing
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wave in a crystal which in turn produces a refrac-
tion grating. This defraction grating can deflect
up to 90% of the laser light through angles up to 7
degrees.
8.1.3 Sating Devices
Physical sating devices include the Solenoid
Driven Shutter and the Manual Sating Barrier.
The Solenoid Driven Shutter blocks the path of
the laser light in the Safe state. Issuing the Arm
signal removes the barrier from the laser path.
The Manual Sating Barrier is similar to the
Solenoid Driven Shutter, with the addition of a
manual handle. With the manual sating barrier,
the system can be manually safed, but not manu-
ally armed.
8.1.4 Laser Initiators
Since the laser system delivers a different type of
energy than the conventional systems, modifi-
cations to the NASA Standard Initiator (NSI) are
necessary.
8.2 Bridge Wire Systems
The most widely used and best characterized
ordnance initiation systems are the Electro-
Explosive Devices (EEDs).
• Hot Bridgewire (HBW), low voltage type.
• Exploding Bridgewire (EBW), high voltage
type.
• Exploding Foil Initiator (EFI), high voltage
type.
The first of these, the (HBW) is a low voltage
device using a mature...technology. The present
RSS initiators use thi_ t_-ypedevice.
The remaining two, (EBW) and (EFI), are newer
devices using high voltage. High voltage systems
were developed to further reduce the probability
of inadvertent initiation. High voltage systems
allow the use of an all electronic Safe/Arm device.
If electronic Safe/Arm is used, the initiator must
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not be fired by signals of less than 500 V. MIL-
STD-1316D addresses the use of solid state
electronics for fuze safety design. High voltage
devices have the disadvantage of being intolerant
to high shock, vibration, or high temperatures.
Each of the three initiator devices are discussed in
the subsequent paragraphs.
8.2.1 Hot Bridgewire (HBW) Initiator
The I-[BW is a low voltage system. A thin metal-
lic film bridge and a semiconductor bridge
consisting of heavily doped silicon are two types
of hot wire initiator. The primary explosive is
placed next to the bridgewire. The HBW uses
shielded wires to carry current to the initiator.
Range safety requirements for this system are 3.5
amps "all f'tre" and a "no fire" current of 1 amp
for at least 5 minutes. Because the primary
explosive may be subject to inadvertent initiation,
a manual Safe/Arm device is required for this low
voltage system.
8.2.2 Exploding Bridgewire Initiator
The first of the two high voltage devices is the
exploding bridgewire. A bridgewire is placed
into direct contact with a moderately sensitive
explosive. A high current pulse must be sent
through the bridgewire to deposit energy fast
enough to convert it to plasma. This high current
causes the bridgewire to swell so rapidly that it
creates a shock front which initiates an insensitive
secondary explosive. The moderately sensitive
explosive must be sensitive enough to respond to
the plasma created by the exploding bridge.
8.2.3 Exploding Foil Initiator
The second high voltage EED is the exploding foil
initiator. The EFI's exploding foil element is a
thin neck of foil mounted on stripline conductors.
A thin plastic flyer is mounted to the stripline
conductors. A barrel separates the plastic flyer
from the explosive material. Thus, an air gap
exists between the flyer and the explosive
material. This way, the foil element does not
touch the explosive material in standby. When
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high current is sent through the stripline, it
vaporizes the foil which sends the flyer across the
air gap to slap the explosive material. Once the
explosive is slapped, there is enough kinetic
energy transferred to detonate the secondary
explosive.
9.0 ELIMINATION OF OUTSTANDING
SYSTEM WAIVERS
Several Waivers to the requirements of Range
Safety Manual, Vol. I, Safety Air Force Eastern
Test Range Manual (AFETRM-127-1) have been
granted as the result of application of the present
secure system. These Waivers are categorized as
follows:
CO Those required to use existing
Saturn/Opollo equipment for the inher-
ent COst advantage.
CR Those generated to improve CRew
safety.
SC Those generated as a result of Shuttle
Design Configuration.
SE Those required for SEcurity.
Some of the added functions provided for the
ERD described in paragraph 6 allow waiver
elimination. The outstanding waivers are sum-
marized in Table 26. This table provides a listing
of the waivers sorted by category (Type). Also
provided is the specification paragraph number,
the Context of the requirement, and a Remarks
column. Comments in the Remarks column pro-
vide a brief indication of why the waiver is
needed. The waivers that are affected by the new
design are discussed in notes referenced in the
Remarks column.
PARAGRAPH
4.3.9.3.6
4.3.9.3.18
3.6.9.7.1
3.6.9.7.7
3.6.9.7.6
4.3.10.1
4.4.2.4
4.3.9.3.13-14
TYPE
CO01
COO2
CO03
CO04
CO05
CR01
CR02
SC01
SC02
SC03
Table 26. Outstanding System Waivers
CONTEXT
Receiving 60 dB Bandwidth of +180
kHz
Output Connectors; functionally
separated
Initiator Electrical Short
S&A Device Safety Pin
S&A Position Indication
S&A Verification of Design
Requirements
S&A Bench Test
Arm Command Engine Shutdown
PIC Capacitors Char_ed at I_nition
1. No single point failure may render
the system inoperative
2. Batteries must be independent of
other systems
ET S&A Indications - Boost 2
System Reliability Design
REMARKS
Note 1
Note 1
Existing Saturn system
compatibility
Existing Saturn system
compatibility
Existing Saturn system
compatibility
Existing Saturn system
compatibility
ETA procedure compatibility
Shuttle Configuration
compatibility
Note 2
Shuttle Configuration
compatibility
Shuttle Configuration
compatibility
Note 3
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Table 26. Outstanding System Waivers - Continued
PARAGRAPH
4.3.14.2.1-2
4.4.2.1
4.3.9.3.3
4.3.9.3.12-15
4.3.9.3.10
4.3.9.3.11
4.3.9.3.17
4.3.9.3.19
TYPE
SC04
SC05
SC06
SE01
SE02
SE03
SE04
SE05
SE06
SE07
CONTEXT
Destruct Simulator
24 Hour Test
Tracking Beacon
Command Output Response Time 15
ms
IRIG Tones 1.2. and 5
Command Output Verses Tones
2 dB Decoder Bandwidth
Receiver to Decoder Noise Ma)gin
Command Transition Time
IRD Signal Strength
REMARKS
Shuttle Configuration
compatibility
Note 4
Shuttle Configuration
compatibility
Note 5 (WSMCR 127-1
paragraph 4.7.2.4.2.7)
Note 5 (WSMCR 127-1
paragraph 4.7.2.4.2.7)
Meets WSMCR 127-1 (Dec. '89)
para. 4.7.2.4.2.3-6 except pulse
instead of continuous outputs
Note 5 (WSMCR 127-1
paragraph 4.7.2.4.2.8)
Note 5 (WSMCR 127-1
paragraph 4.7.2.4.2.9)
Not applicable to High Alphabet
system
Not applicable to High Alphabet
system
Notes:
1. Waiver no longer needed. IRD meets this requirement as will updated versions.
2. This waiver is eliminated if the Embedded Distributor is included in the IRD design. In this design
the PIC is eliminated.
. This requirement is presently violated by the use of a single IRD on the ET and the packaging of
the redundant sections (A & B) of the Distributor in the same package. The use of an ERD with
Embedded Cross-strapping separates the A & B distributor logic and packages each section in the
associated ERD package. This approach requires the use of two ERD's on the External Tank. The
space and cost reduction resulting from elimination of the Distributor should make the use of two
ERDs on the ET practical.
4. Use of the One-Step Crypto option eliminates the need for closed loop testing.
. It is CE's understanding that the document currently controlling range requirements, ESMCR 127-
1, is being rewritten. We also understand that after rewrite, chapter 4 will be identical to that in
WSMCR 127-1 dated 15 December 1989 which has been updated to include the Secure High
Alphabet system:-. After this ESMCR 127-1 rewrite occurs, this waiver will not be necessary.
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10.0 CONCLUSIONS
During this study, the present Space Shuttle
Range Safety System was investigated to provide
MSFC with information and recommendations
regarding needed technological updating.
Experience manufacturing the Integrated
Receiver/Decoder (IRD) was reviewed to deter-
mine where improvements in the design could
benefit producibility. Hardware recommenda-
tions for updating the IRD include:
• Elimination of obsolete and near obsolete
parts.
• Reliability improvement (IRD parts count
reduced from 744 to 465).
• Performance improvements.
• Producibility improvements (cost reduc-
tion).
System recommendations include changes to
simplify the system configuration. Further inte-
gration of functions in a single housing can
provide a total system weight reduction of
76 pounds.
Operational recommendations include a "Test"
command that will cause the unit to execute a
comprehensive Self-Test routine including a fail-
safe redundancy check. Self-Test results are
reported over the pilot tone TLM line. Also
recommended is a software technique that will
simplify final secure command checkout by
allowing open transmitter command radiation
without sacrificing security.
Several of the technical performance improve-
ments and hardware reductions resulting from this
study are highlighted below and summarized in
Table 27.
• Complete output redundancy check added to
Self-Test.
• Hi-alphabet RF Self-Test command added
with results transmitted over the pilot tone
TLM link.
• Precision signal strength telemetry added.
• RF bandwidth reduced from 3 MHz to 0.8
MHz.
• Time windows added to first and second
half of output commands.
• Sensitivity improved from -110 dBm
(typical) to -113 dBm (typical).
• Optional one-step crypto technique added.
• -Component count reduced from 744 to 465.
• Power drain reduced from 12 watts to less
than 4 watts.
• Weight reduced from 5 lbs. to less than 3
lbs.
• Volume reduced from 87 cu. in. to less than
60 cu. in.
.
.
.
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Table 27. Recommended Changes Summary
Failures and Trends Analysis: Solution:
Review of TDR's, MRB actions, MRR's,
scrap, and test failures indicated that a promis-
ing area for improvement was in tuning and
alignment.
A design using new components that reduce the
required tuning elements from 13 to 1, and
select components from 37 to 13. Overall
improvement is 50 to 14.
PC board assembly is time consuming, princi-
pally due to the TLC required in the soldering
process.
Use polyimide PC boards that are much more
rugged for soldering. Use surface mount parts
that require less board area and can be automat-
ically placed and soldered.
Obsolete components: Solution:
SBP9989 microprocessor
ER2051 EAROM
91L24 RAM
Use latest technology components that are
class "S", or Mil grade, screenable to the
required reliability level.
Other parts approaching obsolescence. Redesign as prudent using latest technology
circuits to improve performance and reduce
size, weight, power drain, and cost.
Performance Improvements:
The SSTLM curve varies considerably from
unit to unit and does not provide the accuracy
desired by Range Safety personnel.
Output redundancy is not checkable once the
unit is fully assembled.
RF input circuit bandwidth is about 3 MHz
wide. The cavity resonators used in this circuit
involve a difficult soldering operation involving
soldering to the plated aluminum case.
Four-pole anti-alias filter requires meticulous
tuning and four coil/capacitor matched-sets.
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Solution:
Update the design to include "precision"
SSTLM as used in later model FTR's. Using
microprocessor correction, This saves over 40
parts including several which are selected.
Add an output redundancy check to the
Self-Test. Provide for Self-Test actuation and
verification by RF link and Pilot Tone TLM
respectively.
Use SAW resonator filters for front-end selec-
tivity. These very small devices reduce the RF
bandwidth to about 500 kHz and have four
leads similar to a transistor for soldering
directly to the PC board. As a result of a pre-
liminary investigation for this study, it is
believed that lightning protection will be equal
to that of the cavity resonators.
Use an active filter. Although this requires
more parts, no tuning or matching is required,
reliability is significantly improved, and selec-
tivity is better. The difference in board area
required is not significant since surface mount
components are used for the R's and C's.
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Table 27. Recommended Changes Summary - Continued
Operational Interface Improvement: Solution:
During prelaunch checkout, special procedures
and hardware are required to avoid RF radiation
of secure codes.
Implement a "one-step crypto" technique. The
umbilical coax and directional coupler can be
eliminated.
System Improvements:
The present hybrid coupler and directional
coupler are much larger than required relative to
the current state of the art.
The total RSS weight not including the Safe
and Arm device (14 assemblies) is 128 lbs.
Solution:
A much smaller unit developed by CE for
MSFC can replace this item. Alternately, a
"one-half" hybrid coupler could be added inter-
nally to each IRD.
By combining functions, total assemblies can
be reduced to 9, and total weight reduced to 52
lbs.
Weight savings: 76 lbs
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APPENDIX A
IRD AND ARD RELIABILITY PREDICTION DATA
This Appendix contains tables of data used for the reliability prediction of the IRD and ARD units. Tables
A-1 and A-2 contain IRD and ARD data respectively. Failure Rates are in failures per million hours.
Mean Time Between Failures (MTBF) is in hours. The Environment of use is Missile Launch (ML) per
MIL-STD-217E.
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1
1
I
1
2
2
1
5
1
1
2
1
1
4
1
1
1
1
1
4
5
1
1
1
2
1
4
I
8
5
1
6
1
1
1
1
2
1
2
1
1
Table A-1. IRD Reliability Prediction Data
PART DESC QUALITY BASE FR TOTAL FR
392092
392094
392095
392096
392097
392098
392313
392314
392315
392316
392317
392318
392319
392373
392376
392378
393003
393015
393016
393019
393019
394806
394820
635054
635055
635056
635057
635059
635060
635061
635062
635063
635064
635065
635066
635067
635068
635069
635070
635071
635072
CE
CE
CE
CE
CE
CE
CE
CE
CE
CE
CE
CE
CE
CE
CE
CE
CE
CE
XMPR ASSY
TRANSFORMER
XMFR
XMPR
INDUCTOR
COIL RF
COIL RF
COIL RF
COIL RF
INDUCTOR
INDUCTOR
TRANSFORMER
TRANSFORMER
COIL
TRANSFORMER
INDUCFOR
BUS FLEX CKT
TRANSFORMER
TRANSFORMER
CAPACITOR, Vat 393019 PC Piston
CAPACITOR, Var 393019 PC Piston
CLOCK OSC M55310/16-831A
CPU TI9989
CAPACITOR CCR05CX IR2CS
CAPACITOR M39014/18-0347
CAPACITOR 8101S209U2J6R2 (CKR)
FILTER EMI 9060-100-004
MICROCIRCUIT M385 I0/0595 IBEX
MICROCIRCUIT CIM_6B 13A
MICROCIRCUIT 4520B (883)
RF-IF AMPL 8765701GX
1 1.3 1.3
1 1.3 1.3
1 1.3 1.3
1 1.3 1.3
1 0.078 0.156
1 0.078 0.156
1 0.078 0.078
1 0.078 0.39
1 0.078 0.078
1 0.078 0.078
1 0.078 0.156
1 1.3 1.3
1 1.3 1.3
1 0.078 0.312
1 1.3 1.3
1 0.078 0.078
1 1.2 1.2
1 1.3 1.3
1 1.3 1.3
0.1 10 4
0.1 10 5
1 4.2 4.2
2 0.4545 0.909
0.03 0.069 0.00207
0.03 0.14 0.0084
0.1 0.14 0.014
1 0.35 1.4
I 0.0943 0.0943
1 0.0943 0.7544
2 0.0943 0.943
2 0.1007 0.2014
2 0.0943 1.1316
2 0.1007 0.2014
2 0.1007 0.2014
2 0.0943 0.1886
1 0.0943 0.0943
1 0.0943 0.1886
1 0.0943 0.0943
1 0.0943 0.1886
1 0.0943 0.0943
1 0.0943 0.0943
MICROCIRCUIT
MICROCIRCUIT
CONVERTER, IC
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT /05001BCX
MICROCIRCUIT /05002BCX
MICROCIRCUIT /05101BCX
MICROCIRCUIT /05003BCX
MICROCIRCUIT /05102BCX
4503B(883)
CA3089EF3W
TDC1014B7A
ER2051 FIR
/05203BCX
A-2
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1
2
1
4
1
3
1
1
'1
1
1
1
1
1
3
1
1
51
15
1
14
2
4
3
31
1
1
2
1
1
1
1
1
1
I
1
1
1
1
1
1
Table A-1. IRD Reliability Prediction Data - Continued
PART DESC QUALITY BASE FR TOTAL FR
635073
635074
635075
635077
635078
635080
635082
635083
635084
635085
635087
635088
635089
635094
635104
635105
635116
635117
635119
635120
635121
635122
635123
635125
635126
635129
635130
635132
635133
635140
635143
635146
635149
635152
635155
635158
635161
635164
635167
635169
635170
MICROCIRCUrr /05_04BEX
MICROCIRCUIT CD4514BD3A
MICROCIRCUIT 4532B
MICROCIRCUIT 54HC4049
MICROCIRCUIT /05202BCX
TRANSISTOR 2N5397
TRANSISTOR JV2N4150A
TRANSISTOR JV2N5581
DIODE JV 1N4099-1
DIODE JV 1N4103-1
DIODE JV1N4110-1
DIODE JV1N4115-1
DIODE JV1N4121-1
DIODE JV 1N823-1
CAPACITOR CCR05CG101JS
CAPACITOR CCR05CG820GS
TRANSISTOR JV2N3868S
CAPACITOR
CAPACITOR
CAPACITOR
CAPACITOR
CAPA_21TOR
CAPACITOR
CAPACITOR
CAPACITOR
M39014/02-1419
M39014/01 - 1575
M39014/01-1583
M39014/01-1593
M39014/01-1594
M39014/02-1350
M39014/05-2273
M39014/05-2291
DIODE, MIXER DMF6576A(TX)
ISOLATOR, OPTO JV4N24A
MICROCIRCUIT /31002BCX
CONNECTOR RF, 4088-6003 (CIR)
PW BOARD
PW BOARD
PW BOARD
PW BOARD
PW BOARD
PW BOARD
PW BOARD
PW BOARD
PW BOARD
PW BOARD
PW BOARD
PW BOARD
1 0.0943 0.0943
2 0.0943 0.3772
2 0.0943 0.1886
1 0.0943 0.3772
1 0.0943 0.0943
0.5 0.0077 0.01155
0.5 0.0077 0.00385
0.5 0.0077 0.00385
0.5 0.23 0.115
0.5 0.23 0.115
0.5 0.23 0.115
0.5 0.23 0.115
0.5 0.23 0.115
0.5 0.23 0.115
0.03 0.069 0.00621
0.03 0.069 0.00207
0.5 0.0077 0.00385
0.03 0.14 0.2142
0.03 0. I4 0.063
0.03 0.14 0.0042
0.03 0.14 0.0588
0.03 0.14 0.0084
0.03 0.14 0.0168
0.03 0.14 0.0126
0.03 0.14 0.1302
0.5 0.23 0.115
0.7 1.7 1.19
1 0.0943 0.1886
1 0.43 0.43
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
1 1.2 1.2
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Table A-1. IRD Reliability Prediction Data
PART DESC
1 635173
4 392349-1
1 392349-12
6 392349-15
2 392349-16
2 392349-17
1 392349-18
3 392349-19
4 392349-2
7 392349-3
2 392349-4
2 392349-5
1 392349-6
5 392349-7
1 392349-8
1 392349-9
2 393005-1
1 393005-2
1 393005 -3
1 393032-3
1 394817-1
1 635079-5
1 635079-6
i 635079-7
1 635079-8
1 635099-1
1 ITS-E-12615
4 ITS-M-11965
44 JANS 1N4148-1
10 JANS 1N5804
4 JANS 1N5806
3 JANS 1N5809
7 JANS1N6103
7 JANS1N6106A
27 JANS2N2222A
2 JANS2N2857
1 JANS2N2905AL
18 JANS2N2907A
1 M123A01BPC121KC
1 M123A01BPC220KC
4 M123A01BPC221KC
PW BOARD
CONNECTOR, PC WT3PRDT-970
CONNECTOR, PC WT14PRDT-970
CONNECTOR, PC WT 2PRD7-970
CONNECTOR, PC WT 18PRD7-970
CONNECTOR, PC WT17PRD7-970
CONNECTOR, PC WT19PRD7-970
CONNECTOR, PC WT22PRD7-970
CONNECTOR, PC WT 4PRD7-970
CONNECTOR, PC WT 5PRD7-970
CONNECTOR, PC WT 6PRD7-970
CONNECTOR, PC WT 7PRD7-970
CONNECTOR, PC WT 8PRD7-970
CONNECTOR, PC WT 9PRD7-970
CONNECTOR, PC WT10PRD7-970
CONNECTOR, PC WT112PRD7-970
FLEX CKT
FLEX CKT
FLEX CKT
CRYSTAL CR 102U/106.801
FILTER BANDPASS
MICROCIRCUIT /20904BJX
MICROCIRCUIT /'20904BJX
MICROCIRCUIT /20904BJX
MICROCIRCUIT /20904BJX
THERMISTOR RTH42ES 102K
THERMISTOR 2DA200J
MICROCIRCUIT AM9 IL24COM-B/883
DIODE
DIODE
DIODE
DIODE
DIODE
SEMICOND DEV
TRANSISTOR
TRANSISTOR
TRANSISTOR
TRANSISTOR
CAPACITOR
CAPACITOR
CAPACITOR
A-4
- Continued
QUALITY BASE FR TOTAL FR
1 1.2 1.2
1 0.22 0.88
1 0.22 0.22
1 0.22 1.32
1 0.22 0.44
1 0.22 0.44
I 0.22 0.22
1 0.22 0.66
1 0.22 0.88
1 0.22 1.54
1 0.22 0.44
1 0.22 0.44
1 0.22 0.22
1 0.22 1.1
1 0.22 0.22
1 0.22 0.22
1 1.2 2.4
1 1.2 1.2
I 1.2 1.2
1 1.1 1.1
1 0.35 0.35
1 0.2422 0.2422
1 0.2422 0.2422
1 0.2422 0.2422
1 0.2422 0.2422
1 3.705 3.705
1 3.705 3.705
2 0.0943 0.7544
0.5 0.23 5.06
0.5 0.23 1.15
0.5 0.23 0.46
0.5 0.23 0.345
0.5 0.23 0.805
0.5 0.23 0.805
0.5 0.0077 0.10395
0.5 0.0077 0.0077
0.5 0.0077 0.00385
0.5 0.0077 0.0693
0.03 0.069 0.00207
0.03 0.069 0.00207
0.03 0.069 0.00828
l
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Table A-1. IRD Reliability Prediction Data - Continued
1 M123A01BPC680KC
10 M123A01BXC102Kc
6 M123A01BXC222KC
1 M123A01BXC391KC
3 M123A01BXC471KC
1 M123A01BXC561KC
2 M123A02BXB474KC
2 MI23A04BPC101KW
1 M123A07BPB 103FW
3 M123A07BPB822FW
1 M38510/10101SGX
3 M38510/11005SCX
3 M38510/30001SCX
1 M38510/30003SCX
1 M38510/30005SCX
2 M38510/30007SCX
2 M38510/30102SCX
6 M38510/30103SEX
1 M38510/30701SEX
2 M38510/31504SEX
3 M38510/32403SRX
2 M38510/32803SRX
2 M39006/22-0564
1 M39006/22-0640
1 M39010/131-AR33KS
M39010/03-A151KS
M39010/03-A330KS
NBOH10-6PN
NBOH10-6PW i
1 NBOH12-10PN
1 NBOH14-15PN
1 RCO05G470JS
1 RCR05G100JS
1 RCR05GIO1JS
20 RCR05G102JS
53 RCR05G103JS
17 RCR05G104JS
1 RCR05G105JS
2 RCR05G 112JS
1 RCR05G 113JS
10 RCR05G122JS
DESC
CAPACITOR
CAPAC[FOR
CAPACITOR
CAPACITOR
CAPACITOR
CAPACITOR
CAPACITOR
CAPACITOR
CAPACITOR
CAPACITOR
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
MICROCIRCUIT
CAPACITOR
CAPACITOR
INDUCTOR
INDUCTOR
INDUCTOR
CONNECTOR CIRCULAR
CONNECTOR CIRCULAR
CONNECTOR CIRCULAR
CONNECYOR CIRCULAR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
RESISTOR
QUALITY
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.25
0.25
0.25
0.25
0.25
0.25
0.25
0.25
0.25
0.25
0.25
0.25
0.03
0.03
0.25
0.25
0.25
1
1
1
I
0.03
0.03
0.03
0.0'3
0.03
0.03
0.03
0.03
0.03
0.03
BASE FR
0.069
0.069
0.069
0.069
0.069
0.069
0.069
0.069
0.069
0.069
0.1007
0.1007
0.0943
0.0943
0.0943
0.0943
0.0943
0.0943
0.0943
0.0943
0.0943
0.0943
0.27
0.27
0.078
0.078
0.078
0.43
0.43
0.43
0.43
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
A-5
TOTAL FR
0.00207
0.0207
0,01242
0.130207
0.00621
0.00207
0.00414
0.00414
0.00207
0.00621
0.025175
0.075525
0.070725
0.023575
0.023575
0.04715
0.04715
0.14145
0.023575
0.04715
0.070725
0.04715
0.0162
0.0081
0.0195
0.0195
0.0195
0.43
0.43
0.43
0.43
0.00114
0.00114
0.00114
0.0228
0.06042
0.01938
0.00114
0.00228
0.00114
0.0114
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Table A-1. IRD Reliability Prediction Data - Continued
1 RCR05G123JS RESISTOR
1 RCR05G124JS RESISTOR
3 RCR05G 132JS RESISTOR
1 RCR05G 133JS RESISTOR
1 RCR05G 151JS RESISTOR
2 RCR05G152JS RESISTOR
4 RCR05G 153JS RESISTOR
1 RCR05G 162JS RESISTOR
1 RCR05G163JS RESISTOR
3 RCR05G 182JS RESISTOR
2 RCR05G202JS RESISTOR
11 RCR05G203JS RESISTOR
1 RCR05G220JS RESISTOR
3 RCR05G221JS RESISTOR
4 RCR05G223JS RESISTOR
1 RCR05G225JS RESISTOR
1 RCR05G241JS RESISTOR
2 RCR05G270JS RESISTOR
3 RCR05G271JS RESISTOR
1 RCR05G272JS RESISTOR
6 RCR05G273JS RESISTOR
2 RCR05G274JS RESISTOR
1 RCR05G2R7JS RESISTOR
2 RCR05G302JS RESISTOR
1 RCR05G303JS RESISTOR
43 RCR05G332JS RESISTOR
4 RCR05G333JS RESISTOR
2 RCR05G363JS RESISTOR
1 RCR05G390JS RESISTOR
2 RCR05G394JS RESISTOR
2 RCR05G471JS RESISTOR
8 RCR05G472JS RESISTOR
3 RCR05G473JS RESISTOR
2 RCR05G474JS RESISTOR
3 RCR05G510JS RESISTOR
1 RCR05G512JS RESISTOR
1 RCR05G561JS RESISTOR
2 RCR05G562JS RESISTOR
1 RCR05G563JS RESISTOR
1 RCR05G621JS RESISTOR
2 RCR05G680JS RESISTOR
DESC QUALITY
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
BASE FR
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
TOTAL FR
0.00114
0.00114
0.00342
0.00114
0.00114
0.00228
0.00456
0.00114
0.00114
0.00342
0.00228
0.01254
0.00114
0.00342
0.00456
0.00114
0.00114
0.00228
0.00342
0.00114
0.00684
0.00228
0.00114
0.00228
0.00114
0.04902
0.00456
0.00228
0.00114
0.00228
0.00228
0.00912
0.00342
0.00228
0.00342
0.00114
0.00114
0.00228
0.00114
0.00114
0.00228
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Table A-1. IRD Reliability Prediction Data - Continued
DESC
2 RCR05G681JS - RESISTOR
27 RCR05G682JS RESISTOR
1 RCR05G751JS RESISTOR
1 RCR05G752JS RESISTOR
3 RCR05G753JS RESISTOR
1 RCR05G820JS RESISTOR
3 RCR05G822JS RESISTOR
1 RCR05G823JS RESISTOR
3 RCR05G824JS RESISTOR
1 RCR05G913JS RESISTOR
11 RCR05GXXXJS RESISTOR
2 RCR07G 101JS RESISTOR
1 RCR07G 152JS RESISTOR
1 RCR07G242JS RESISTOR
1 RCR07G300JS RESISTOR
1 RCR07G3R9JS RESISTOR
2 RCR07G510JS RESISTOR
2 RCR07G560JS RESISTOR
1 RCR07G820JS RESISTOR
1 RCR07GXXXJS RESISTOR
1 RCR20G470JS RESISTOR
1 RLR05Cl(301FS RESISTOR
2 RLR05C1001GS RESISTOR
1 RLR05 C 1502FS RESISTOR
1 RLR05C 1502GS RESISTOR
1 RLR05C2001FS RESISTOR
1 RLR05C2212GS RESISTOR
1 RLR05C3011FS RESISTOR
2 RLR05C4320FS RESISTOR
1 RLR05C5111FS RESISTOR
1 RLR05 (25621FS RESISTOR
2 RLR05CXXXXG5 RESISTOR
1 RTH42ES 103 K THERMISTOR
1 RTH42ES 122K THERMISTOR
1 RTH42ES 221K TltERMISTOR
1 RWR81S2R00FS RESISTOR
1 RWR81SR100FS RESISTOR
829 QTY of parts
QUALITY
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
BASE FR
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.038
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
1
1
1
0.03
0.03
3.705
3.705
3.705
0.65
0.65
TOTAL FR
MrI_F
TOTAL FR
0.00228
0.03078
0.130114
0.00114
0.00342
0.00114
0.00342
0.00114
0.00342
0.00114
0.01254
0.00228
0.00114
0.00114
0.00114
0.00114
0.00228
0.00228
0.00114
0.00114
0.00114
0.00141
0.00282
0.00141
0.00141
0.00141
0.00141
0.00141
0.00282
0.00141
0.00141
0.00282
3.705
3.705
3.705
0.0195
0.0195
0
0 I
101.846575 L
9818.69052 i
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3 2743019446
1 535361
1 5962-88643 03 UX
1 635358 (SA604AN)
2 635359
1 635362
1 635364 (TFM-2)
1 635366
1 635366
1 635366
1 635368 (MSA 0670)
2 635430
1 635431
1 635433
1 635434
2 635XXX
1 635XXX
2 635XXX
1 8670401PX
1 CDR01
13 CDR01BX102BKUP
1 CDR01BX222BKUR
1 CDR01BX331BJUS
1 CDR01BX561BKUS
2 CDR02BX
17 CDR02BX 103BKUP
15 CDR02BX103BKUS
1 CDR02BX104BKUP
2 CDR04BX
9 CDR04BX104AKUR
1 CDR12
1 CDR12
2 CDR 12
1 CDR12BP
1 CDR 12BPOR5ACUP
2 CDR 12BP 120AJUP
1 CDR12BP330AFUP
2 CDR 12BP470AFUP
1 CDR 12BP680AFUP
2 CDR12BX
Table A-2. ARD Reliability Prediction Data
DESC QUALITY BASE FR TOTAL FR
BEAD, SURFACE MT
XTAL, 15.5904 MHZ
EEPROM (32K X 8) AT28HC256E-
90UM
IC,IF/SYS,
FILTER,SAW
131.702 MHZ CRYSTAL
IC,MIXER
INDUCTOR 1.0UH
INDUCTOR 713NH
INDUCTOR 1.0UH
IC,RF AMPLIFIER
TRANSFORMER
TRANSFORMER
INDUCTOR
INDUCTOR
TRANSFORMER ASSY (CE)
INDUCTOR (CE)
FILTER,CRYSTAL 21.4MHZ
PULSE WIDTH MOD. (UC1843)
CAP 100PF
CAP,CHIP 1000PF 10%
CERAMIC CHIP CAP 2200PF
CERAMIC CHIP CAP 330 PF
CERAMIC CHIP CAP 560PF
CAP 270PF
CAP,CHIP .01UF
CAP, .01UF
0 0 0
1 1.1 1.1
2 0.3286 0.6572
1
1
1
1
1
1
1
2
0.1
0.1
0.1
0.03
0.03
0.1
0.1
0.03
2 0.1581 0.3162
1 7.4 14.8
1 1.1 1.1
2 0.1581 0.3162
1 0.078 0.078
1 0.078 0.078
1i 0.078 0.078
2 ! 0.1581 0.3162
1.3 2.6
1.3 1.3
0.078 0.078
0.078 0.078
0.16 0.32
0.078 0.078
4.2 8.4
0.1581 0.3162
0.069 0.0069
0.069 0.0897
0.069 0.0069
0.069 0.00207
0.069 0.00207
0.069 0.0138
0.069 0.1173
0.069 0.03105
CAP,CHIP 0.1UF 5%
CAP, CHIP .056UF
CAP .1 UF
CAP 3.9PF
CAP 6.8PF
CAP 18PF
CAP,CHIP SOT
CAP,CHIP 0.5PF +/-.25PF
CAP,CHIP 12PF 5%
CAP,CHIP 33PF 1%
CAP,CHIP 47PF 1%
CAP,CHIP 68PF 1%
CAPACITOR,CHIP SOT
0.1 0.069 0.0069
0.1 0.069 0.0138
0.1 0.069 0.0621
0.1 0.069 0.0069
0.1 0.069 0.0069
0.1 0.069 0.0138
0.1 0.069 0.0069
0.1 0.069 0.0069
0.1 0.069 0.0138
0.1 0.069 0.0069
0.1 0.069 0.0138
0.1 0.069 0.0069
0.1 0.069 0.0138
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Table A-2. ARD Reliability Prediction Data - Continued
PART DESC QUALITY BASE FR
4 CDR 12BX471AKUP"
12 CDR32BX223AFUP
3 Connector
1 CRW06JA226JC
1 CWR06FA685JC
1 CWR06JA105JC
3 CWR06JA155JC
1 CWR06JA225JC
4 CWR06KA105KP
3 CWR06MA335JC
1 CWR06MA685JC
1 CWR06NA475JC
1 ISO120SG
1 JAN1N751A
1 JANS1N4148-1
1 JANS IN5806
1 JANS 1N5806
1 JANS1N5811U
18 JANS2N2907A
1 JANS2N2907A
23 JANS2N3700
2 JANS2N3700
2 JANTXV1N4101-1
1 JANTXV1N4110
1 JANTXV1N4121
17 JANTXV1N4148
4 JANTXV 1N4620
1 JANTXV1N5711
1 JANTXV2N6798
1 JANTXV4N49
5 JAVTXV2N2857
6 M15733/61-0013
1 M38510/11005SCX
2 M38510/11906BCA
2 M39003/10-2115S
1 M39010/02A 100KR
4 M39014/02-1415
4 M55342H06R10BOR
1 M55342H06R 11B7R
1 M55342H06R 11B8R
1 M55342H06R12B 1R
CAP,CHIP 470PF 10%
CAP,CHIP 2200PF 1%
CONNECTOR PC TYPE
CAP, CHIP TAN 22 UF
TANTALUM CHIP CAP 6.8UF
TANTALUM CHIP CAP 1.0UF
TANTALUM CHIP CAP 1.5UF
TANTALUM CHIP CAP 2.2UF
CAP,CHIP 1.0UF 10%
TANTALUM CHIP CAP 3.3UF
CAP, CHIP TAN 6.8UF
TANTALUM CHIP CAP 4.7UF
ISOLATION AMP (S LEVEL)
DIODE,ZENER 5V
DIODE
DIODE
DIODE
SCHOvIKY DIODE
TRANSISTOR, PNP
TRANSISTOR
TRANSISTOR, NPN
TRANSISTOR
Z.ENV.a,tDIODE (8.2V)
DIODE, ZENER 16V
DIODE, ZENER 38V
DIODE
DIODE, Za_NER 3.3V
DIODE,GENERAL PURPOSE
MOSHSI
OPTO ISOLATOR
TRANSISTOR,NPN,RF
I-'V_2_I._THRU
LM124
IC,OP-AMP
FXD TANTALUM CAP 10UT
INDUCTOR 10.0UH
CAP, 1 UF LEADED
RESISTOR,CHIP 10K 0.1%
RESISTOR,CHIP 11.7K 0.1%
RESISTOR,CHIP 11.8K 0.1%
RESISTOR,CHIP 12.1K 0.1%
0.1
0.1
1
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
0.01
2
0.7
0.7
0.7
0.7
0.5'
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
1
0.25
1
0.03
0.25
0.03
0.1
0.1
0.1
0.1
0.069
0.069
0.22
0.072
0.072
0.072
0.072
0.072
0.072
0.072
0.072
0.072 _
0.1581
0.07
0.23
0.23
0.23
0.23
0.0077
0.0077
0.0077
0.0077
0.07
0.07
0.07
0.23
0.07
0.23
0.7
1.7
0.0077
0.35
0.1581
0.1581
0.072
0.078
0.14
0.047
0.047
0.047
0.047
TOTAL PR
0.0276
0.0828
0.66
0.00072
0.00072
0.00072
0.00216
0.00072
0.00288
0.00216
0.00072
0.00072
0.3162
0.049
0.161
0.161
0.161
0.115
0.09702
0.00539
0.12397
0.01078
0.098
0.049
0.049
2.737
0.196
0.161
0.49
1.19
0.02695
2.1
0.039525
0.3162
0.00432
0.0195
0.0168
0.0188
0.0047
0.0047
0.0047
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Table A.2. ARD Reliability Prediction Data - Continued
1 M55342H06R12B3R-
1 M55342H06R19B 1R
1 M55342H06R 1B29R
1 M55342H06R1B98R
1 M55342H06R24B3R
1 M55342H06R2B08R
1 M55342H06R3B83R
1 M55342H06R4B07R
1 M55342H06R4B70R
1 M55342H06R5B05R
1 M55342H06R7B32R
1 M55342H06R7B68R
1 M55342H06R7B96R
1 M55342H06R8B76R
1 M55342H06R9B76R
109 M55342K06
1 M55342K06R
1 M55342K06R
1 M55342K06R
2 M55342K06R 100JR
1 M55342K06R100JS
1 M55342K06R 100KR
2 M55342K06R100KS
2 M55342K06R 10JOR
1 M55342K06R11KOS
1 M55342K06R 150JR
1 M55342K06R 15KOR
1 M55342K06R 180JR
2 M55342K06R 180KR
1 M55342 K06R 1K00R
8 M55342 K06R 1KOOR
1 M55342K06R1K1OS
1 M55342K06R 1K50R
1 M55342K06R200KS
1 M55342K06R20KOR
1 M55342K06R20KOR
2 M55342K06R20KOS
2 M55342K06R220JR
2 M55342K06R22JOR
1 M55342K06R24KOR
1 M55342K06R27KOS
DESC
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
12.3K 0.1%
19.1K 0.1%
1.29K 0.1%
1.98K 0.1%
24.3K 0.1%
2.08K 0.1%
3.83K 0.1%
4.07K 0.1%
4.7K 0.1%
5.05K 0.1%
7.32K 0.1%
7.68K 0.1%
7.96K 0.1%
8.76K .01%
RESISTOR,CHIP 9.76K 0.1%
RESISTOR, CHIP
RESISTOR,CHIP SOT
RESISTOR,CHIP SOT
RESISTOR,CHIP SOT
RESISTOR,CHIP 100 5%
CHIP RESISTOR
RESISTOR,CHIP
CHIP RESISTOR
RESISTOR,CHIP
CHIP RESISTOR
RESISTOR,CHIP
RESISTOR,CHIP
RESISTOR,CHIP
100 OHMS
100K 5%
100K
10 5%
llK
150 5%
15K 5%
180 5%
RESISTOR,CHIP 180K 5%
RESISTOR, CHIP 1K
RESISTOR,CHIP 1K 5%
CHIP RESISTOR 1.1K
RESISTOR,CHIP 1.5K 5%
CHIP RESISTOR 2OOK
RESISTOR, CHIP 20K
RESISTOR,CHIP 20K 5%
CHIP RESISTOR 20K
RESISTOR,CHIP 220 5%
RESISTOR,CHIP 22 5%
RESISTOR,CHIP 24K 5%
CHIP RESISTOR 27 K
QUALITY
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.03
0.1
0.03
0.1
0.03
0.1
0.1
0.1
0.1
0.1
0.1
0.03
0.1
0.03
0.1
0.1
0.03
0.1
0.1
0.1
0.03
BASE FR
0.047!
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.047
0.0471
0.0471
TOTAL FR
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.0047
0.5123
0.0047
0.0047
0.0047
0.0094
0.00141
0.0047
0.00282
0.0094
0.00141
0.0047
0.0047
0.0047
0.0094
0.0047
0.0376
0.OO141
0.0047
0.00141
0.0047
0.0047
0.00282
0.0094
0.0094
0.0047
0.00141
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Table A-2. ARD Reliability Prediction Data - Continued
1 M55342K06R2K40R-
1 M55342K06R30KOR
1 M55342K06R330JR
1 M55342K06R390KS
1 M55342K06R39JOS
2 M55342K06R3K00R
2 M55342K06R3K30R
1 M55342K06R47JOR
2 M55342K06R4K30R
1 M55342K06R51JOR
1 M55342K06R51KOS
7 M55342K06R560JR
1 M55342K06R5K10R
2 M55342K06R5K10S
1 M55342K06R68KOR
1 M55342K06R68KOS
1 M55342K06R6K20S
3 M55342K06R6K80R
1 M55342K06R750JR
1 M55342K06R820JOR
1 M55342K06R820JR
1 M55342M05R4L70R
1 MG87C196KC-16
1 NBOH10-6PN
1 NBOH 10-6PW
1 NBOH 12-10PN
1 NBOH14-15PN
2 PSD302-12LM
DESC QUALITY BASE FR TOTAL FR
3 PWB
1 RLR05CXXXXGS
1 RLR05CXXXXGS
1 RTH44BS432G
1 RTH44BS682G
1 RWR81SR470DS
1 SL- 105-'l'T- 19
456 Sum of QTY
RESISTOR,CHIP 2.4K 5%
RESISTOR,CHIP 30K 5%
RESISTOR,CHIP 330 5%
CHIP RESISTOR 390 OHM
CHIP RESISTOR 39 OHM
RESISTOR,CHIP 3K 5%
RESISTOR,CHIP 3.3K 5%
RESISTOR,CHIP 47 5%
RESISTOR,CHIP 4.3K 5%
RESISTOR,CHIP 51 5%
CHIP RESISTOR 51K
RESISTOR,CHIP 560 5%
RESISTOR,CHIP 5.1K 5%
CHIP RESISTOR 5.1K
RESISTOR,CHIP 68K 5%
CHIP RESISTOR 68K
CHIP RESISTOR 6.2K
RESISTOR,CHIP 6.8K 5%
RESISTOR,CHIP 750 5%
RESISTOR,CHIP 82 5%
RESISTOR,CHIP 820 5%
CAP, CHIP 4.7M
0.1 0.047 0.0047
0.1 0.047 0.0047
0.1 0.047 0.0047
0.031 0.047 0.00141
0.03 0.047 0.00141
0.03 0.047 0.00282
0.1 0.047 0.0094
0.1 0.047 0.0047
0.1 0.047 0.0094
0.1 0.047 0.0047
0.03 0.047 0.00141
0.1 0.047 0.0329
0.1 0.047 0.0047
0.03 0.047 0.00282
0.1 0.047 0.0047
0.03 0.047 0.00141
0.1 0.047 0.0047
0.1 0.047 0.0141
0.1 0.047 0.0047
0.1 0.047 0.0047
0.1 0.047 0.0047
0.1 0.047 0.0047
MICROCONTROLLER 5962-90692
CONNECTOR
CONNECTOR
CONNECTOR
CONNECTOR
PROGMMABLE SY 5-lr_.2VlDEVICE
(883)
PWB
FXD FILM RESISTOR OHM
FXD FILM RESISTOR
THERMISTOR 4.3K
THERMISTOR 6.8K
FXD RESISTOR 0.47OHM
CONNECTOR, TEST
2 0.2609 0.5218
1 0.43 0.43
1 0.43 0.43
1 0.43 0.43
1 0.43 0.43
2 0.3286 1.3144
1 1.2 3.6
0.03 0.047 0.00141
0.03 0.047 _ 0.00141
1 3.705 3.705
1 3.705 3.705
0.03 0.65 0.0195
0 0 0
0
TOTAL FR 57.426155
MIIsF 17413.668
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